



The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

32-Bit RISC Microcontroller

CMOS

FR30 MB91130 Series

MB91133/MB91F133A

■ DESCRIPTION

The MB91130 series, a standard single-chip microcontroller featuring various I/O resources and bus control mechanisms to incorporate the control required for high-performance high-speed CPU processes, is the core unit in the 32-bit RISC CPU (FR* family) .

This unit has the optimal specifications for incorporating applications that require high-performance CPU processing power by featuring peripheral I/O resources suitable for single-lens reflex cameras, digital video cameras, etc.

* : FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Microelectronics Limited.

■ FEATURES

1. CPU

- 32-bit RISC (FR30) , load/store architecture, 5-level pipeline
- Multi-purpose register : 32 bits × 16
- 16-bit fixed length instructions (basic instructions) , 1 instruction per cycle
- Instructions for barrel shift, bit processing and inter-memory transfers : Instructions suited to loading purposes
- Function entry / exit instruction, multi load / store instruction of register details : High-level language handling instruction
- Register interlock function : Simplification of assembler description
- Branch instruction with delay slot : Reduction in overheads in case of branching

(Continued)

For the information for microcontroller supports, see the following web site.

<http://edevic.fujitsu.com/micom/en-support/>

(Continued)

- Multiplier is built-in / supported at instruction level.
- Signed 32-bit multiplication : 5 cycles
- Signed 16-bit multiplication : 3 cycles
- Interruption (saving PC and PS) : 6 cycles, 16 priority levels

2. Bus Interface

- 24-bit address output, 8/16-bit data input/output
- Basic bus cycle : 2 clock cycles
- Interface support for various memories
- Unused data and address pins can be used as input/output ports.
- Supports "little endian" mode

3. Built-in ROM

Mask device : 254 KB; FLASH device : 254 KB; EVA-FLASH device : 254 KB

4. Built-in RAM

Mask device : 8 KB; FLASH device : 8 KB; EVA-FLASH device : 8 KB

5. DMA Controller

This is a descriptor-type MA controller whose transfer parameters are arranged in the main memory.

A maximum of 8 factors in total (internal and external) can be transferred.

External factors are 3 channels.

6. Bit Search Module

Searches the first "1" / "0" change bit positions within 1 cycle from MSB in 1 word

7. Timer

- 16-bit reload timer × 5 channels
- 16-bit OCU × 8 channels, ICU × 4 channels, free-run timer × 1 channel
Output waveform adjusting function for AC motor waveforms is included in the above timer.
- 8/16-bit up/down timer/counter (8-bit × 2 channels or 16-bit × 1 channel)
External interruption and pin are shared for AIN and BIN.
- 16-bit down count timer × 5 channels; can also be used as the UART baud rate timer
- 16-bit PPG timer × 6 channels; out-pulse cycle / duty can be changed at random

8. D/A Converter

- 8-bit × 3 channels

9. A/D Converter (Sequential comparison type)

- 10-bit × 8 channels
- Sequential conversion method (conversion time 5.0 μs at 33 MHz)
- Setting for single conversion, scan conversion and repeat conversion is possible.
- Conversion starting function using hardware or software

10. Serial I/O

- UART × 5 channels; clock synchronous serial transfer with LSB / MSB switching function is possible for both.
- Serial data output or serial lock output can be selected using push-pull / open-drain software.

11. Level Comparator Input

- 1 channel; shared input and pins of A/D converter.

12. Clock Switching Function

- Base clock : Software can be used to select from two types of clock sources, namely 32 kHz and high-speed.
- Gear function : Four types of settings (1 : 1, 1 : 2, 1 : 4, 1 : 8) can be set individually as the operating clock ratio to the basic clock per CPU and peripheral equipment.

13. Interruption Controller

- **External interruption input (total 24 channels)**
 - With pull up pin control / standby return function : 4 channels
(rising / falling / H level / L level settings are possible)
 - With pull up pin control / standby return function; AIN / BIN pins of the up/down counter are shared : 4 channels
(rising / falling / H level / L level settings are possible)
 - With pull up pin controln : 16 channels
(rising / falling / H level / L level settings are possible)
- **Internal interruption factor**
 - Interruption / delay interruption by resource

14. Others

- **Reset factors**
Power on reset, watchdog timer, software reset, external reset
- **Low power consumption mode**
Sleep/stop mode
- **Packages**
FBGA-144, LQFP-144
- **CMOS technology (0.35 μm)**
- **Power**
Two power sources (5 V / 3 V)
 - 1) 5 V system : 5 V ± 10% (A/D, D/A and level comparator included)
 - 2) 3 V system : A) 3.0 V to 3.6 V : All functions guaranteed
B) 2.7 V to 3.0 V : All functions guaranteed for single-chip mode of mask devices only

■ PRODUCT LINEUP


| | MB91133 | MB91F133A | MB91FV130 |
|----------------|---|--------------------------------------|---|
| CLASSIFICATION | MASK ROM device (mass production item) | FLASH ROM device (for evaluation) | Piggy/EVA device (for evaluation / development) |
| RAM capacity | 6 KB | 6 KB | 6 KB |
| CROM capacity | 254 KB | — | — |
| FLASH capacity | — | 254 KB | 254 KB |
| CRAM capacity | 2 KB | 2 KB | 2 KB |
| Others | Mass production | Mass production | Provided |

MB91130 Series

■ PIN ASSIGNMENTS

• MB91FV130


(BOTTOM VIEW)



(PGA-299C-A01)

• MB91F133A/MB91133

(TOP VIEW)




(BGA-144P-M01)

MB91130 Series

• MB91F133A/MB91133

(TOP VIEW)



(FPT-144P-M08)

■ PIN NUMBERS LIST

• Device : MB91FV130 Package : PGA-299C-A01

| No. | Pin Name | No. | Pin Name | No. | Pin Name | No. | Pin Name |
|-----|------------------|-----|--------------------------------|-----|-------------------------|-----|------------------|
| 1 | P20/D16 | 35 | P54/A12 | 69 | N.C. | 103 | PK3/AN3 |
| 2 | V _{ss} | 36 | P55/A13 | 70 | N.C. | 104 | V _{cc5} |
| 3 | OPEN | 37 | V _{cc5} | 71 | V _{ss} | 105 | PK4/AN4 |
| 4 | P21/D17 | 38 | P56/A14 | 72 | N.C. | 106 | PK5/AN5 |
| 5 | V _{cc5} | 39 | P57/A15 | 73 | N.C. | 107 | PK6/AN6 |
| 6 | P22/D18 | 40 | P60/A16/INT16 | 74 | V _{cc5} | 108 | PK7/AN7/CMP |
| 7 | P23/D19 | 41 | P61/A17/INT17 | 75 | N.C. | 109 | DAVC |
| 8 | V _{ss} | 42 | P62/A18/INT18 | 76 | MD0 | 110 | DAVS |
| 9 | P24/D20 | 43 | P63/A19/INT19 | 77 | MD1 | 111 | DA0 |
| 10 | P25/D21 | 44 | P64/A20/INT20 | 78 | MD2 | 112 | V _{ss} |
| 11 | P26/D22 | 45 | P65/A21/INT21 | 79 | V _{cc3} | 113 | DA1 |
| 12 | P27/D23 | 46 | P66/A22/INT22 | 80 | V _{ss} | 114 | DA2 |
| 13 | P30/D24 | 47 | P67/A23/INT23 | 81 | X0 | 115 | PH0/SIN0 |
| 14 | P31/D25 | 48 | P80/RDY | 82 | X1 | 116 | PH1/SOT0 |
| 15 | P32/D26 | 49 | V _{cc3} | 83 | V _{cc5} | 117 | PH2/SCK0 |
| 16 | P33/D27 | 50 | V _{ss} | 84 | $\overline{\text{RST}}$ | 118 | PI0/SIN1 |
| 17 | P34/D28 | 51 | P81/ $\overline{\text{BGRNT}}$ | 85 | N.C. | 119 | PI1/SOT1 |
| 18 | P35/D29 | 52 | P82/BRQ | 86 | ICLK | 120 | PI2/SCK1 |
| 19 | P36/D30 | 53 | V _{cc5} | 87 | ICS0 | 121 | PI3/SIN2 |
| 20 | P37/D31 | 54 | P83/ $\overline{\text{RD}}$ | 88 | ICS1 | 122 | PI4/SOT2 |
| 21 | P40/A00 | 55 | P84/ $\overline{\text{WR0}}$ | 89 | ICS2 | 123 | PI5/SCK2 |
| 22 | V _{cc5} | 56 | P85/ $\overline{\text{WR1}}$ | 90 | ICD0 | 124 | PJ0/SIN3 |
| 23 | P41/A01 | 57 | P86/CLK | 91 | ICD1 | 125 | V _{cc5} |
| 24 | P42/A02 | 58 | PL0/DREQ0 | 92 | ICD2 | 126 | PJ1/SOT3 |
| 25 | P43/A03 | 59 | PL1/DACK0 | 93 | ICD3 | 127 | PJ2/SCK3 |
| 26 | P44/A04 | 60 | PL2/DEOP0 | 94 | BREAK | 128 | V _{ss} |
| 27 | P45/A05 | 61 | PL3/DREQ1 | 95 | AV _{cc} | 129 | V _{cc3} |
| 28 | P46/A06 | 62 | PL4/DACK1 | 96 | AVRH | 130 | X0A |
| 29 | V _{ss} | 63 | PL5/DEOP1 | 97 | V _{ss} | 131 | X1A |
| 30 | P47/A07 | 64 | PL6/DREQ2 | 98 | AVRL | 132 | V _{ss} |
| 31 | P50/A08 | 65 | PL7/DACK2 | 99 | AV _{ss} | 133 | PJ3/SIN4 |
| 32 | P51/A09 | 66 | N.C. | 100 | PK0/AN0 | 134 | PJ4/SOT4 |
| 33 | P52/A10 | 67 | N.C. | 101 | PK1/AN1 | 135 | PJ5/SCK4 |
| 34 | P53/A11 | 68 | V _{cc5} | 102 | PK2/AN2 | 136 | PC0/INT0 |

(Continued)

MB91130 Series

(Continued)

| No. | Pin Name | No. | Pin Name | No. | Pin Name | No. | Pin Name | No. | Pin Name |
|-----|------------------------------------|-----|------------------|-----|---------------------------|-----|------------------|-----|------------------|
| 137 | PC1/INT1 | 173 | PF5/RTO5 | 209 | $\overline{\text{TAD14}}$ | 245 | TDT23 | 281 | TDT53 |
| 138 | PC2/INT2 | 174 | PF6/RTO6 | 210 | $\overline{\text{TAD15}}$ | 246 | TDT24 | 282 | TDT54 |
| 139 | PC3/INT3 | 175 | PF7/RTO7 | 211 | V _{cc3} | 247 | V _{ss} | 283 | TDT55 |
| 140 | PC4/INT4/AIN0 | 176 | PG0/PPG0 | 212 | $\overline{\text{TOE}}$ | 248 | TDT25 | 284 | TDT56 |
| 141 | PC5/INT5/BIN0 | 177 | PG1/PPG1 | 213 | $\overline{\text{TCE1}}$ | 249 | TDT26 | 285 | TDT57 |
| 142 | PC6/INT6/AIN1 | 178 | PG2/PPG2 | 214 | $\overline{\text{TADSC}}$ | 250 | TDT27 | 286 | V _{cc3} |
| 143 | V _{cc5} | 179 | V _{ss} | 215 | $\overline{\text{TWR}}$ | 251 | TDT28 | 287 | TDT58 |
| 144 | PC7/INT7/BIN1 | 180 | PG3/PPG3 | 216 | TDT00 | 252 | TDT29 | 288 | TDT59 |
| 145 | PD0/INT8/TRG0 | 181 | PG4/PPG4 | 217 | TDT01 | 253 | TDT30 | 289 | TDT60 |
| 146 | V _{ss} | 182 | PG5/PPG5 | 218 | V _{ss} | 254 | V _{cc5} | 290 | TDT61 |
| 147 | PD1/INT9/TRG1 | 183 | N.C. | 219 | TDT02 | 255 | TDT31 | 291 | TDT62 |
| 148 | PD2/INT10/TRG2 | 184 | N.C. | 220 | TDT03 | 256 | TDT32 | 292 | TDT63 |
| 149 | V _{cc5} | 185 | N.C. | 221 | V _{cc5} | 257 | TDT33 | 293 | V _{cc5} |
| 150 | PD3/INT11/TRG3 | 186 | N.C. | 222 | TDT04 | 258 | TDT34 | 294 | TDT64 |
| 151 | PD4/INT12/TRG4 | 187 | V _{cc5} | 223 | TDT05 | 259 | TDT35 | 295 | TDT65 |
| 152 | V _{ss} | 188 | EXRAM | 224 | V _{ss} | 260 | TDT36 | 296 | V _{ss} |
| 153 | PD5/INT13/TRG5 | 189 | TAD00 | 225 | TDT06 | 261 | TDT37 | 297 | TDT66 |
| 154 | PD6/INT14/DEOP2 | 190 | TAD01 | 226 | TDT07 | 262 | V _{ss} | 298 | TDT67 |
| 155 | V _{cc5} | 191 | TAD02 | 227 | TDT08 | 263 | TDT38 | 299 | V _{cc5} |
| 156 | PD7/INT15/ $\overline{\text{ATG}}$ | 192 | TAD03 | 228 | TDT09 | 264 | TDT39 | 300 | TDT68 |
| 157 | PE0/ZIN0 | 193 | V _{cc3} | 229 | TDT10 | 265 | TDT40 | | |
| 158 | V _{ss} | 194 | TAD04 | 230 | V _{cc5} | 266 | TDT41 | | |
| 159 | PE1/ZIN1 | 195 | TAD05 | 231 | TDT11 | 267 | TDT42 | | |
| 160 | PE2/IN0 | 196 | TAD06 | 232 | TDT12 | 268 | TDT43 | | |
| 161 | PE3/IN1 | 197 | TAD07 | 233 | V _{ss} | 269 | V _{cc3} | | |
| 162 | PE4/IN2 | 198 | TAD08 | 234 | TDT13 | 270 | TDT44 | | |
| 163 | PE5/IN3 | 199 | TAD09 | 235 | TDT14 | 271 | TDT45 | | |
| 164 | PE6/FRCK | 200 | V _{ss} | 236 | TDT15 | 272 | TDT46 | | |
| 165 | PE7/DTTI | 201 | TAD10 | 237 | TDT16 | 273 | TDT47 | | |
| 166 | V _{cc3} | 202 | TAD11 | 238 | TDT17 | 274 | TDT48 | | |
| 167 | PF0/RTO0 | 203 | V _{cc5} | 239 | TDT18 | 275 | V _{cc5} | | |
| 168 | PF1/RTO1 | 204 | TAD12 | 240 | V _{cc3} | 276 | TDT49 | | |
| 169 | PF2/RTO2 | 205 | TAD13 | 241 | TDT19 | 277 | TDT50 | | |
| 170 | PF3/RTO3 | 206 | TAD14 | 242 | TDT20 | 278 | V _{ss} | | |
| 171 | PF4/RTO4 | 207 | TAD15 | 243 | TDT21 | 279 | TDT51 | | |
| 172 | V _{cc5} | 208 | TCLK | 244 | TDT22 | 280 | TDT52 | | |

MB91130 Series

• Device : MB91F133A/MB91133 Package : BGA-144P-M01/FPT-144P-M08

| LQFP | FBGA | Pin Name | LQFP | FBGA | Pin Name | LQFP | FBGA | Pin Name |
|------|------|------------------|------|------|------------------|------|------|------------------|
| 1 | B2 | P20/D16 | 36 | P1 | P60/A16/INT16 | 71 | P13 | PE2/IN0 |
| 2 | B1 | P21/D17 | 37 | N2 | P61/A17/INT17 | 72 | P14 | PE3/IN1 |
| 3 | C1 | P22/D18 | 38 | P2 | P62/A18/INT18 | 73 | N13 | PE4/IN2 |
| 4 | C2 | P23/D19 | 39 | P3 | P63/A19/INT19 | 74 | N14 | PE5/IN3 |
| 5 | C3 | P24/D20 | 40 | N3 | P64/A20/INT20 | 75 | M14 | PE6/FRCK |
| 6 | D2 | P25/D21 | 41 | M3 | P65/A21/INT21 | 76 | M13 | PE7/DTTI |
| 7 | D1 | P26/D22 | 42 | N4 | P66/A22/INT22 | 77 | M12 | PF0/RTO0 |
| 8 | D3 | P27/D23 | 43 | P4 | P67/A23/INT23 | 78 | L13 | PF1/RTO1 |
| 9 | E2 | V _{ss} | 44 | M4 | V _{cc3} | 79 | L14 | PF2/RTO2 |
| 10 | E1 | P30/D24 | 45 | N5 | P80/RDY | 80 | L12 | PF3/RTO3 |
| 11 | E3 | P31/D25 | 46 | P5 | P81/BGRNT | 81 | K13 | PF4/RTO4 |
| 12 | F2 | P32/D26 | 47 | M5 | P82/BRQ | 82 | K14 | PF5/RTO5 |
| 13 | F1 | P33/D27 | 48 | N6 | P83/RD | 83 | K12 | PF6/RTO6 |
| 14 | F3 | P34/D28 | 49 | P6 | P84/WR0 | 84 | J13 | PF7/RTO7 |
| 15 | G4 | P35/D29 | 50 | M6 | P85/WR1 | 85 | J14 | PG0/PPG0 |
| 16 | G2 | P36/D30 | 51 | L7 | P86/CLK | 86 | J12 | PG1/PPG1 |
| 17 | G1 | P37/D31 | 52 | N7 | V _{ss} | 87 | H11 | PG2/PPG2 |
| 18 | G3 | P40/A00 | 53 | P7 | PC0/INT0 | 88 | H13 | PG3/PPG3 |
| 19 | H3 | P41/A01 | 54 | M7 | PC1/INT1 | 89 | H14 | PG4/PPG4 |
| 20 | H1 | P42/A02 | 55 | M8 | PC2/INT2 | 90 | H12 | PG5/PPG5 |
| 21 | H2 | P43/A03 | 56 | P8 | PC3/INT3 | 91 | G12 | V _{ss} |
| 22 | H4 | P44/A04 | 57 | N8 | PC4/AIN0/INT4 | 92 | G14 | V _{cc3} |
| 23 | J4 | P45/A05 | 58 | L8 | PC5/BIN0/INT5 | 93 | G13 | PJ5/SCK4 |
| 24 | J1 | P46/A06 | 59 | L9 | PC6/AIN1/INT6 | 94 | G11 | PJ4/SOT4 |
| 25 | J2 | P47/A07 | 60 | P9 | PC7/BIN1/INT7 | 95 | F11 | PJ3/SIN4 |
| 26 | J3 | V _{ss} | 61 | N9 | PD0/INT8/TRG0 | 96 | F14 | PJ2/SCK3 |
| 27 | K1 | V _{cc5} | 62 | M9 | PD1/INT9/TRG1 | 97 | F13 | PJ1/SOT3 |
| 28 | K2 | P50/A08 | 63 | P10 | PD2/INT10/TRG2 | 98 | F12 | PJ0/SIN3 |
| 29 | K3 | P51/A09 | 64 | N10 | PD3/INT11/TRG3 | 99 | E14 | PI5/SCK2 |
| 30 | L1 | P52/A10 | 65 | M10 | PD4/INT12/TRG4 | 100 | E13 | PI4/SOT2 |
| 31 | L2 | P53/A11 | 66 | P11 | PD5/INT13/TRG5 | 101 | E12 | PI3/SIN2 |
| 32 | L3 | P54/A12 | 67 | N11 | PD6/DEOP2/INT14 | 102 | D14 | PI2/SCK1 |
| 33 | M2 | P55/A13 | 68 | M11 | PD7/ATG/INT15 | 103 | D13 | PI1/SOT1 |
| 34 | M1 | P56/A14 | 69 | N12 | PE0/ZIN0 | 104 | D12 | PI0/SIN1 |
| 35 | N1 | P57/A15 | 70 | P12 | PE1/ZIN1 | 105 | C13 | PH2/SCK0 |

(Continued)

MB91130 Series

(Continued)

| LQFP | FBGA | Pin Name | LQFP | FBGA | Pin Name |
|------|------|------------------|------|------|-------------------------|
| 106 | C14 | PH1/SOT0 | 126 | C8 | PL0/DREQ0 |
| 107 | B14 | PH0/SIN0 | 127 | C7 | PL1/DACK0 |
| 108 | A14 | V _{cc5} | 128 | A7 | PL2/DEOP0 |
| 109 | B13 | DA2 | 129 | B7 | PL3/DREQ1 |
| 110 | A13 | DA1 | 130 | D7 | PL4/DACK1 |
| 111 | B12 | DA0 | 131 | D6 | PL5/DEOP1 |
| 112 | A12 | DAVS | 132 | A6 | PL6/DREQ2 |
| 113 | C12 | DAVC | 133 | B6 | PL7/DACK2 |
| 114 | B11 | AV _{cc} | 134 | C6 | $\overline{\text{RST}}$ |
| 115 | A11 | AVRH | 135 | A5 | V _{ss} |
| 116 | C11 | AVRL | 136 | B5 | X0A |
| 117 | B10 | AV _{ss} | 137 | C5 | X1A |
| 118 | A10 | PK0/AN0 | 138 | A4 | V _{cc3} |
| 119 | C10 | PK1/AN1 | 139 | B4 | X0 |
| 120 | B9 | PK2/AN2 | 140 | C4 | X1 |
| 121 | A9 | PK3/AN3 | 141 | B3 | V _{ss} |
| 122 | C9 | PK4/AN4 | 142 | A3 | MD0 |
| 123 | D8 | PK5/AN5 | 143 | A2 | MD1 |
| 124 | B8 | PK6/AN6 | 144 | A1 | MD2 |
| 125 | A8 | PK7/AN7/CMP | | | |

■ PIN DESCRIPTIONS

| Pin No. | Pin name | Circuit type | Function |
|--|--|--------------|--|
| 1 2 3 4 5 6 7 8 | D16/P20 D17/P21 D18/P22 D19/P23 D20/P24 D21/P25 D22/P26 D23/P27 | C | External data bus bits 16 to 23 Only valid for external bus 16-bit mode. Can be used as ports in single-chip and external bus 8-bit modes. |
| 10 11 12 13 14 15 16 17 | D24/P30 D25/P31 D26/P32 D27/P33 D28/P34 D29/P35 D30/P36 D31/P37 | C | External data bus bits 24 to 31 Can be used as ports in single-chip mode. |
| 18 19 20 21 22 23 24 25 28 29 30 31 32 33 34 35 | A00/P40 A01/P41 A02/P42 A03/P43 A04/P44 A05/P45 A06/P46 A07/P47 A08/P50 A09/P51 A10/P52 A11/P53 A12/P54 A13/P55 A14/P56 A15/P57 | F | External address bus bits 0 to 15 Valid for external bus mode. Can be used as ports in single-chip mode. |
| 36 37 38 39 40 41 42 43 | A16/INT16/P60 A17/INT17/P61 A18/INT18/P62 A19/INT19/P63 A20/INT20/P64 A21/INT21/P65 A22/INT22/P66 A23/INT23/P67 | O | External address bus bits 16 to 23 [INT16 to 23] are external interruption request inputs 16 to 23. These inputs are always used when dealing with external interruptions is permitted, so output by ports should be stopped except when carried out intentionally. Can be used as ports when address bus and external interruption request input are not used. |
| 45 | RDY/P80 | C | External RDY input This function is valid when external RDY input is permitted. "0" is input if the bus cycle being executed is not completed. Can be used as a port when the external RDY input is not used. |

(Continued)

MB91130 Series

| Pin No. | Pin name | Circuit type | Function |
|----------------------|--|--------------|---|
| 46 | $\overline{\text{BGRNT}}/\text{P81}$ | F | External bus open reception output This function is valid when external bus open reception output is permitted. "L" is output if the external bus is opened. Can be used as a port when the external bus open reception output is prohibited. |
| 47 | BRQ/P82 | C | External bus open request input This function is valid when external bus open request input is permitted. "1" is input if the external bus requests to be opened. Can be used as a port when the external bus open request input is not used. |
| 48 | $\overline{\text{RD}}/\text{P83}$ | F | External bus read strobe output This function is valid when external bus read strobe output is permitted. Can be used as a port when the external bus read strobe output is prohibited. |
| 49 | $\overline{\text{WR0}}/\text{P84}$ | F | External bus write strobe output This function is valid in external bus mode. Can be used as a port in single-chip mode. |
| 50 | $\overline{\text{WR1}}/\text{P85}$ | F | External bus write strobe output This function is valid in external bus mode and with 16-bit buses. Can be used as a port in single-chip mode or with external 8-bit bus. |
| 51 | CLK/P86 | F | System clock output Outputs the same clock frequency as the external bus operation. Can be used as a port when it is not otherwise used. |
| 53 54 55 56 | INT0/PC0 INT1/PC1 INT2/PC2 INT3/PC3 | H | External interruption request inputs 0 to 3 These inputs are always used when dealing with external interruptions is permitted, so output by ports should be stopped except when carried out intentionally. Can be used to reset standby as input is permitted in this port under standby status. Can be used as ports when external interruption request input is not used. |
| 57 58 59 60 | AIN0/INT4/PC4 BIN0/INT5/PC5 AIN1/INT6/PC6 BIN1/INT7/PC7 | H | External interruption request inputs 4 to 7 These inputs are always used when dealing with external interruptions is permitted, so output by ports should be stopped except when carried out intentionally. Can be used to reset standby as input is permitted in these ports under standby status. [AIN, BIN] Up/down timer input This input is always used when input is permitted, so output by ports should be stopped except when carried out intentionally. Can be used as a port when external interruption request input and up/down timer input are not used. |

(Continued)

| Pin No. | Pin name | Circuit type | Function |
|--|--|--------------|--|
| 61 62 63 64 65 66 67 68 | TRG0/INT8/PD0 TRG1/INT9/PD1 TRG2/INT10/PD2 TRG3/INT11/PD3 TRG4/INT12/PD4 TRG5/INT13/PD5 DEOP2/INT14/PD6 ATG/INT15/PD7 | O | <p>External interruption request inputs 8 to 15 These inputs are always used when dealing with external interruptions is permitted, so output by ports should be stopped except when carried out intentionally.</p> <p>[TRG0 to 5] These are external trigger inputs for PPG timers.</p> <p>[DEOP2] DMA external transfer termination output This function is valid when external transfer termination output specification of the DMA controller is permitted.</p> <p>[ATG] A/D converter external trigger input These inputs are always used when they are selected as A/D initiation factors, so output by ports should be stopped except when carried out intentionally. Can be used as ports when not otherwise used.</p> |
| 69 70 | ZIN0/PE0 ZIN1/PE1 | O | <p>Up/down timer input These inputs are always used when input is permitted, so output by ports should be stopped except when carried out intentionally. Can be used as ports when up/down timer input is not used.</p> |
| 71 72 73 74 | IN0/PE2 IN1/PE3 IN2/PE4 IN3/PE5 | F | <p>Input capture input This function is valid when input capture activates input. Can be used as ports when input capture input is not used.</p> |
| 75 | FRCK/PE6 | F | <p>External clock input pin of free-run timer Can be used as a port when external clock input of free-run timer is not used.</p> |
| 76 | DTTI/PE7 | F | <p>RTO pin level fixed input Invalid when input is permitted in the waveform generation area. Can be used as a port when RTO pin level fixed input is not used.</p> |
| 77 78 79 80 81 82 83 84 | RTO0/PF0 RTO1/PF1 RTO2/PF2 RTO3/PF3 RTO4/PF4 RTO5/PF5 RTO6/PF6 RTO7/PF7 | F | <p>Output compare event pins/waveform output pins in the waveform generation area Can be used as ports when specification of the output compare event pin/waveform output pin of the waveform generation area is prohibited.</p> |
| 85 86 87 88 89 90 | PPG0/PG0 PPG1/PG1 PPG2/PG2 PPG3/PG3 PPG4/PG4 PPG5/PG5 | F | <p>PPG timer output This function is valid when output specification of the PPG timer is permitted. Can be used as ports when output specification of the PPG timer is prohibited.</p> |
| 111 110 109 | DA0 DA1 DA2 | — | <p>D/A converter output This function is valid when output specification of the D/A converter is permitted.</p> |

(Continued)

MB91130 Series

| Pin No. | Pin name | Circuit type | Function |
|---------|----------|--------------|---|
| 107 | SIN0/PH0 | P | UART0 data input This input is always used when UART0 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UART0 data input is not used. |
| 106 | SOT0/PH1 | P | UART0 data output This function is valid when UART0 data output specification is permitted. Can be used as a port when UART0 data output specification is prohibited. |
| 105 | SCK0/PH2 | P | UART0 clock input/output This function is valid when UART0 clock output specification is permitted. Can be used as a port when UART0 clock output specification is prohibited. |
| 104 | SIN1/PI0 | P | UART1 data input This input is always used when UART1 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UART1 data input is not used. |
| 103 | SOT1/PI1 | P | UART1 data output This function is valid when UART1 data output specification is permitted. Can be used as a port when UART1 data output specification is prohibited. |
| 102 | SCK1/PI2 | P | UART1 clock input/output This function is valid when UART1 clock output specification is permitted. Can be used as a port when UART1 clock output specification is prohibited. |
| 101 | SIN2/PI3 | P | UART2 data input This input is always used when UART2 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UART2 data input is not used. |
| 100 | SOT2/PI4 | P | UART2 data output This function is valid when UART2 data output specification is permitted. Can be used as a port when UART2 data output specification is prohibited. |
| 99 | SCK2/PI5 | P | UART2 clock input/output This function is valid when UART2 clock output specification is permitted. Can be used as a port when UART2 clock output specification is prohibited. |
| 98 | SIN3/PJ0 | P | UART3 data input This input is always used when UART3 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UART3 data input is not used. |
| 97 | SOT3/PJ1 | P | UART3 data output This function is valid when UART3 data output specification is permitted. Can be used as a port when UART3 data output specification is prohibited. |

(Continued)

| Pin No. | Pin name | Circuit type | Function |
|--|--|--------------|---|
| 96 | SCK3/PJ2 | P | UART3 clock input/output This function is valid when UART3 clock output specification is permitted. Can be used as a port when UART3 clock output specification is prohibited. |
| 95 | SIN4/PJ3 | P | UART4 data input This input is always used when UART4 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UART4 data input is not used. |
| 94 | SOT4/PJ4 | P | UART4 data output This function is valid when UART4 data output specification is permitted. Can be used as a port when UART4 data output specification is prohibited. |
| 93 | SCK4/PJ5 | P | UART4 clock input/output This function is valid when UART4 clock output specification is permitted. Can be used as a port when UART4 clock output specification is prohibited. |
| 118 119 120 121 122 123 124 125 | AN0/PK0 AN1/PK1 AN2/PK2 AN3/PK3 AN4/PK4 AN5/PK5 AN6/PK6 CMP/AN7/PK7 | N | A/D converter analog input This is valid when the AICK register specification is analog input. [CMP] level comparator input Can be used as ports when A/D converter analog input is not used. |
| 126 | DREQ0/PL0 | F | DMA external transfer request input This input is always used if selected as the transfer factor for the DMA controller, so output by ports should be stopped except when carried out intentionally. Can be used as a port when DMA external transfer request input is not used. |
| 127 | DACK0/PL1 | F | DMA external transfer request reception output This function is valid when external transfer request reception output specification of the DMA controller is permitted. Can be used as a port when transfer request reception output specification of the DMA controller is prohibited. |
| 128 | DEOP0/PL2 | F | DMA external transfer termination output This function is valid when external transfer termination output specification of the DMA controller is permitted. |
| 129 | DREQ1/PL3 | F | DMA external transfer request input This input is always used if selected as the transfer factor for the DMA controller, so output by ports should be stopped except when carried out intentionally. Can be used as a port when DMA external transfer request input is not used. |

(Continued)

MB91130 Series

(Continued)

| Pin No. | Pin name | Circuit type | Function |
|-------------------------------|-------------------------|--------------|---|
| 130 | DACK1/PL4 | F | DMA external transfer request reception output This function is valid when external transfer request reception output specification of the DMA controller is permitted. Can be used as a port when transfer request reception output specification of the DMA controller is prohibited. |
| 131 | DEOP1/PL5 | F | DMA external transfer termination output This function is valid when external transfer termination output specification of the DMA controller is permitted. |
| 132 | DREQ2/PL6 | F | DMA external transfer request input This input is always used if selected as the transfer factor for the DMA controller, so output by ports should be stopped except when carried out intentionally. Can be used as a port when DMA external transfer request input is not used. |
| 133 | DACK2/PL7 | F | DMA external transfer request reception output This function is valid when external transfer request reception output specification of the DMA controller is permitted. Can be used as a port when transfer request reception output specification of the DMA controller is prohibited. |
| 134 | $\overline{\text{RST}}$ | B | External reset input |
| 136 137 | X0A X1A | A | Oscillation pin for low-speed clock (32 kHz) |
| 139 140 | X0 X1 | A | Oscillation pin for high-speed clock (16.5 MHz) |
| 142 143 144 | MD0 MD1 MD2 | G | Mode pins Basic MCU operation mode is set by these pins. They should be directly connected to V _{cc} or V _{ss} for use. |
| 112 | DAVS | — | Ground pin of D/A converter (connected to analog ground) |
| 113 | DAVC | — | Power pin of D/A converter |
| 114 | AV _{cc} | — | Power pin for A/D converter |
| 115 | AVRH | — | Reference voltage pin for A/D converter (high electric potential side) When this pin is turned on/off, AVRH or more electric potential must be supplied to V _{cc} . |
| 116 | AVRL | — | Reference voltage pin for A/D converter (low electric potential side) |
| 117 | AV _{ss} | — | Ground pin for A/D converter (connected to analog ground) |
| 27, 108 | V _{cc5} | — | 5 V power of digital circuit Power must be connected to all V _{cc5} pins for use. |
| 44, 92 138 | V _{cc3} | — | 3 V power of digital circuit Power must be connected to all V _{cc3} pins for use. |
| 9, 26, 52, 91, 135, 141 | V _{ss} | — | Ground level of digital circuit |




Note : In most of the above pins, the input/output of the I/O ports and resources are multiplexed, such as xxxx/Pxx.
If the output from ports and resources of those pins compete with each other, the resource is given priority.

INPUT/OUTPUT CIRCUIT TYPES

| Type | Circuit | Remarks |
|------|---------|---|
| A | | <ul style="list-style-type: none"> High-speed oscillation feedback resistance = approximately 1 MΩ Low-speed oscillation feedback resistance = approximately 10 MΩ |
| B | | <ul style="list-style-type: none"> With pull up resistance CMOS level input Pull-up resistance value = approximately 25 kΩ (Typ) |
| C | | <ul style="list-style-type: none"> CMOS level input/output pin CMOS level output CMOS level input (with standby control) $I_{OL} = 4 \text{ mA}$ |
| F | | <ul style="list-style-type: none"> CMOS hysteresis input/output pin CMOS level output CMOS hysteresis input (with standby control) $I_{OL} = 4 \text{ mA}$ |

(Continued)

MB91130 Series

| Type | Circuit | Remarks |
|------|---|--|
| G |  | <ul style="list-style-type: none"> • CMOS level input pin <p>CMOS level input (without standby control)</p> <p>$I_{OL} = 4 \text{ mA}$</p> |
| H |  | <ul style="list-style-type: none"> • CMOS hysteresis input/output pin with pull-up control <p>CMOS level output CMOS hysteresis input (without standby control)</p> <p>Pull-up resistance value = approximately 50 kΩ (Typ)</p> <p>$I_{OL} = 4 \text{ mA}$</p> |
| N |  | <ul style="list-style-type: none"> • Analog/CMOS level input/output pin <p>CMOS level output CMOS level input (with standby control)</p> <p>Analog input (Analog input is valid when bit dealt by AIC is "1".)</p> <p>$I_{OL} = 4 \text{ mA}$</p> |

(Continued)

(Continued)

| Type | Circuit | Remarks |
|------|---------|--|
| O | | <ul style="list-style-type: none"> • CMOS hysteresis input/output pin with pull-up control <p>CMOS level output CMOS hysteresis input (with standby control) Pull-up resistance value = approximately 50 kΩ (Typ)</p> <p>$I_{OL} = 4 \text{ mA}$</p> |
| P | | <ul style="list-style-type: none"> • CMOS hysteresis input/output pin with pull-up control <p>CMOS level output (with open-drain control) CMOS hysteresis input (with standby control) Pull-up resistance value = approximately 50 kΩ (Typ)</p> <p>$I_{OL} = 4 \text{ mA}$</p> |

■ HANDLING DEVICES

1. Points to Note on Handling Devices

(1) Latch-up prevention

Latch-up may occur by CMOS IC if a voltage in excess of V_{CC5} or lower than V_{SS} is applied to the input/output pins, or if the voltage exceeds the rating between V_{CC5} and V_{SS} . If latch-up occurs, the electrical current increases significantly and may destroy certain components due to excessive heat, so great care must be taken to ensure that the maximum rating is not exceeded during use.

(2) Handling Pins

- **Handling unused pins**

Input pins that are not used should be pulled up or down as they may cause erroneous operations if left open.

- **Handling N.C. pins**

N.C. pins must be opened for use.

- **Handling output pins**

Excessive electric current may flow if the output pin is shorted by the power source or other output pins, or connected to large loads. If such status is prolonged, the device is liable to be damaged, so great care must be taken to ensure that the usage volume does not exceed the maximum rating.

- **Mode pins (MD0 to MD2)**

Those pins must be directly connected to V_{CC5} or V_{SS} for use.

Pattern lengths between V_{CC5} or V_{SS} and each mode pin on the printed-circuit board should be arranged to be as short as possible to prevent the test mode from being erroneously turned on due to noise, and they should be connected with low impedance.

- **Power pins**

When there are a number of $V_{CC5}/V_{CC3}/V_{SS}$, those whose electrical potential must be the same within the device are connected to prevent erroneous operation such as latch-up for device design purposes, but those must be externally connected to a power source and earthed to follow the general output current standard and prevent erroneous operation of strobe signals due to increased ground level and reduction in unnecessary radiation.

Care must also be taken to ensure that they are connected to the V_{CC5}/V_{SS} or V_{CC3}/V_{SS} of this device at the lowest possible impedance from the source of the electrical current supply.

Furthermore, it is recommended that a ceramic capacitor of around 0.1 μF be used to connect the V_{CC5} and V_{SS} , or V_{CC3} and V_{SS} near the device as a bypass capacitor.

- **Crystal oscillation circuits**

Noise near the X0, X1, X0A or X1A pins can cause erroneous operation. The printed-circuit board must be designed so that the X0, X1, X0A and X1A pins, crystal oscillator (or ceramic oscillator) and bypass capacitor to the ground can be arranged as close as possible.

Also, a printed-circuit board with grounded artwork enclosing the X0, X1, X0A and X1A pins is strongly recommended to ensure stable operation.

(3) Points to note on usage

- **External reset input**

“L” level should be input to the $\overline{\text{RST}}$ pin, which is required for at least five machine cycles to ensure that the internal status is reset.

- **External clock**

Use with an external clock is prohibited. A crystal (or ceramic) oscillator should be used.

- **Analog Power**

The AV_{CC} should always be used at the same electric potential as V_{CC5} . If the V_{CC5} is larger than the AV_{CC} , electricity may flow through pins AN0 to AN7.

- **Points to note for using level comparator**

When the level comparator is used, a reference current (IR) flows even though it is stopped. The stop mode must be turned on after prohibiting action of the level comparator.

2. Points to Note on Turning On Power

- **$\overline{\text{RST}}$ pin handling**

The $\overline{\text{RST}}$ pin must be started from “L” level when the power is turned on, and when the power is adjusted to the V_{DD} level, it should be changed to the “H” level after being left on for at least 5 cycles of the internal operation clock.

- **Original oscillation input**

The clock must be input until the waiting status for oscillation stability is reset in the event that power is turned on.

- **Power on reset**

“Power on reset” must be executed if power is turned on, but the power voltage falls below the guaranteed operating temperature and power is turned on again.

- **Order for turning on power**


Power should be turned on in the following order.

$\text{V}_{\text{CC3}} \rightarrow \text{V}_{\text{CC5}} \rightarrow \text{AV}_{\text{CC}} \rightarrow \text{AVRH}$

The opposite order should be used when turning off.

MB91130 Series

■ BLOCK DIAGRAM




■ CPU

1. Memory Space

The FR family has 4 Gbytes (2^{32} addresses) of logic address space which the CPU accesses linearly.

• Memory Map



* : It is impossible to access the external area on single-chip mode. When accessing the external area, select the internal ROM external bus mode.


MB91130 Series

2. Registers

There are two types of multi-purpose registers in the FR family. One is a dedicated purpose register that exists within the CPU and the other is a multi-purpose register that exists in the memory.


• Dedicated Registers

- Program Counter (PC) : 32-bit length; indicates instruction storage position.
- Program Status (PS) : 32-bit length; stores register pointers and condition codes.
- Table Base Register (TBR) : Holds the starting address of the vector table to be used for Exception, Interruption and Trapping (EIT) .
- Return Pointer (RP) : Holds the address to return to from the sub-routine.
- System Stuck Pointer (SSP) : Indicates the system stuck position.
- User Stuck Pointer (USP) : Indicates the user's stuck position.
- Multiplication and Division Results Resister (MDH/MDL) : 32-bit length; act as registers for multiplication and division.



• Program Status (PS)

PS is the register that holds the program status and is classified into three categories, namely, Condition Code Register (CCR) , System Condition Code Register (SCR) and Interruption Level Master Register (ILM) .



- **Condition Code Register (CCR)**

S flag : Specifies the stuck pointer to be used as R15.

I flag : Controls permission and prohibition of user interruption requests.

N flag : Indicates codes when computation results are defined as integers that are expressed in complements of 2.

Z flag : Indicates whether or not a result of the computation is "0" .

V flag : Operands used for computation are defined as integers expressed in complements of 2, and indicate whether or not an overflow is generated as a result of the computation.

C flag : Indicates whether carrying or borrowing is generated from the highest bit as a result of the computation.

- **System Condition Code Register (SCR)**

T flag : Specifies whether or not the step trace trap will be valid.

- **Interruption Level Mask Register (ILM)**


ILM4 to ILM0 : Holds the interruption level mask values, and those values that are held by the ILM are used for the level mask. Interruption requests can be accepted only when the interruption levels handled within the interruption requests to be input into the CPU are stronger than the levels shown by the ILM.

| ILM4 | ILM3 | ILM2 | ILM1 | ILM0 | Interruption level | Strength |
|------|------|------|------|------|--------------------|--------------------------|
| 0 | 0 | 0 | 0 | 0 | 0 | Strong ↑ ↓ Weak |
| ⋮ | | | | | ⋮ | |
| 0 | 1 | 0 | 0 | 0 | 15 | |
| ⋮ | | | | | ⋮ | |
| 1 | 1 | 1 | 1 | 1 | 31 | |

■ MULTI-PURPOSE REGISTERS

The multi-purpose registers are CPU registers R0 to R15 which are used as accumulators for various computations and memory access pointers (fields that indicate the address) .

• Register bank configuration



Special purposes are assumed for the following 3 of the 16 registers. Thus, some instructions are emphasized.

- R13 : Virtual accumulator (AC)
- R14 : Frame Pointer (FP)
- R15 : Stack Pointer (SP)

Initial values for R0 to R14 on resetting are unspecified. The initial value of R15 will be 0000 0000H (SSP value) .

MODE SETTING

1. Pins

• Mode pins and set mode

| Mode pins | | | Mode name | Reset vector access areas | External data bus width | Bus modes |
|-----------|-----|-----|------------------------|---------------------------|-------------------------|--------------------------------|
| MD2 | MD1 | MD0 | | | | |
| 0 | 0 | 0 | External vector mode 0 | External | 8-bit | External ROM external bus mode |
| 0 | 0 | 1 | External vector mode 1 | External | 16-bit | |
| 0 | 1 | 0 | — | — | — | Setting is prohibited |
| 0 | 1 | 1 | Internal vector mode | Internal | (Mode register) | Single chip mode |
| 1 | — | — | — | — | — | Usage is prohibited |

2. Register

Mode register (MODR) and set mode

| | | | | | | | | | | | |
|---|--|----|----|---|---|---|---|---|---|---|-------------|
| Address 0000 07FF _H | <table border="1"> <tr> <td>M1</td> <td>M0</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> <td>*</td> </tr> </table> | M1 | M0 | * | * | * | * | * | * | Initial value XXXX XXXX _B | Access W |
| M1 | M0 | * | * | * | * | * | * | | | | |
| | | | | | | | | | | | |
| <p>W : Write only X : Undecided * : "0" should always be written for bits other than M1 and M0.</p> | | | | | | | | | | | |

• Bus mode set bit and its functions

| M1 | M0 | Functions | Remarks |
|----|----|--------------------------------|-----------------------|
| 0 | 0 | Single chip mode | |
| 0 | 1 | Internal ROM external bus mode | |
| 1 | 0 | External ROM external bus mode | |
| 1 | 1 | — | Setting is prohibited |

MB91130 Series

■ I/O MAP

| Address | Register | | | | Block |
|---------|---------------------------------|-------------------------------|----------------------------------|-------------------------|------------------------------------|
| | +0 | +1 | +2 | +3 | |
| 000000H | PDR3 (R/W) XXXXXXXX | PDR2 (R/W) XXXXXXXX | — | | Port Data Register |
| 000004H | — | PDR6 (R/W) XXXXXXXX | PDR5 (R/W) XXXXXXXX | PDR4 (R/W) XXXXXXXX | |
| 000008H | — | — | — | PDR8 (R/W) -XXXXXXXX | |
| 00000CH | — | | | | |
| 000010H | PDRF (R/W) XXXXXXXX | PDRE (R/W) XXXXXXXX | PDRD (R/W) XXXXXXXX | PDRC (R/W) XXXXXXXX | |
| 000014H | PDRJ (R/W) --XXXXXX | PDRI (R/W) --XXXXXX | PDRH (R/W) ----XXX | PDRG (R/W) --XXXXXX | |
| 000018H | LVLC (R/W) XXXX0000 | — | PDRL (R/W) XXXXXXXX | PDRK (R/W) XXXXXXXX | Level Comparator |
| 00001CH | SSR0 (R/W) 00001-00 | SIDR0/SODR0 (R/W) XXXXXXXX | SCR0 (R/W) 00000100 | SMR0 (R/W) 00000-00 | UART0 |
| 000020H | SSR1 (R/W) 00001-00 | SIDR1/SODR1 (R/W) XXXXXXXX | SCR1 (R/W) 00000100 | SMR1 (R/W) 00000-00 | UART1 |
| 000024H | SSR2 (R/W) 00001-00 | SIDR2/SODR2 (R/W) XXXXXXXX | SCR2 (R/W) 00000100 | SMR2 (R/W) 00000-00 | UART2 |
| 000028H | TMRLR (W) XXXXXXXX XXXXXXXX | | TMR (R) XXXXXXXX XXXXXXXX | | Reload Timer 0 |
| 00002CH | — | | TMCSR (R/W) ----0000 00000000 | | |
| 000030H | TMRLR (W) XXXXXXXX XXXXXXXX | | TMR (R) XXXXXXXX XXXXXXXX | | Reload Timer 1 |
| 000034H | — | | TMCSR (R/W) ----0000 00000000 | | |
| 000038H | ADCR (R/W) 00101-XX XXXXXXXX | | ADCS1 (R/W) 00000000 | ADCS0 (R/W) 00000000 | A/D Converter (Sequential type) |
| 00003CH | TMRLR (W) XXXXXXXX XXXXXXXX | | TMR (R) XXXXXXXX XXXXXXXX | | Reload Timer 2 |
| 000040H | — | | TMCSR (R/W) ----0000 00000000 | | |

(Continued)

MB91130 Series

| Address | Register | | | | Block |
|---------------------|----------------------------------|-------------------------------|----------------------------------|-------------------------|-----------------------------|
| | +0 | +1 | +2 | +3 | |
| 000044 _H | IPCP1 (R) XXXXXXXX XXXXXXXX | | IPCP0 (R) XXXXXXXX XXXXXXXX | | 16-bit ICU |
| 000048 _H | IPCP3 (R) XXXXXXXX XXXXXXXX | | IPCP2 (R) XXXXXXXX XXXXXXXX | | |
| 00004C _H | — | ICS23 (R/W) 00000000 | — | ICS01 (R/W) 00000000 | |
| 000050 _H | — | | | | Reserved |
| 000054 _H | OCCP1 (R/W) XXXXXXXX XXXXXXXX | | OCCP0 (R/W) XXXXXXXX XXXXXXXX | | 16-bit OCU |
| 000058 _H | OCCP3 (R/W) XXXXXXXX XXXXXXXX | | OCCP2 (R/W) XXXXXXXX XXXXXXXX | | |
| 00005C _H | OCCP5 (R/W) XXXXXXXX XXXXXXXX | | OCCP4 (R/W) XXXXXXXX XXXXXXXX | | |
| 000060 _H | OCCP7 (R/W) XXXXXXXX XXXXXXXX | | OCCP6 (R/W) XXXXXXXX XXXXXXXX | | |
| 000064 _H | OCS32 (R/W) XXX00000 0000XX00 | | OCS10 (R/W) XXX00000 0000XX00 | | |
| 000068 _H | OCS76 (R/W) XXX00000 0000XX00 | | OCS54 (R/W) XXX00000 0000XX00 | | |
| 00006C _H | TCDT (R/W) 00000000 00000000 | | TCCS (R/W) 0----- 00000000 | | 16-bit Free-run Timer |
| 000070 _H | SSR3 (R/W) 00001000 | SIDR3/SODR3 (R/W) XXXXXXXX | SCR3 (R/W) 00000100 | SMR3 (R/W) 00000-00 | UART3 |
| 000074 _H | SSR4 (R/W) 00001000 | SIDR4/SODR4 (R/W) XXXXXXXX | SCR4 (R/W) 00000100 | SMR4 (R/W) 00000-00 | UART4 |
| 000078 _H | CDCR1 (R/W) 0---0000 | — | CDCR0 (R/W) 0---0000 | — | Communication Pre-scalar |
| 00007C _H | CDCR3 (R/W) 0---0000 | — | CDCR2 (R/W) 0---0000 | — | |
| 000080 _H | — | | CDCR4 (R/W) 0---0000 | — | |

(Continued)

MB91130 Series

| Address | Register | | | | Block |
|--|----------------------------------|-------------------------|----------------------------------|-------------------------|--------------------------|
| | +0 | +1 | +2 | +3 | |
| 000084 _H | RCR1 (W) 00000000 | RCR0 (W) 00000000 | UDCR1 (R) 00000000 | UDCR0 (R) 00000000 | 8-/16-bit U/D Counter |
| 000088 _H | CCRH0 (R/W) 00000000 | CCRL0 (R/W) -0001000 | — | CSR0 (R/W) 00000000 | |
| 00008C _H | CCRH1 (R/W) -0000000 | CCRL1 (R/W) -0001000 | — | CSR1 (R/W) 00000000 | |
| 000090 _H | — | | | | Reserved |
| 000094 _H | EIRR0 (R/W) 00000000 | ENIR0 (R/W) 00000000 | EIRR1 (R/W) 00000000 | ENIR1 (R/W) 00000000 | Ext Int |
| 000098 _H | ELVR0 (R/W) 00000000 00000000 | | ELVR1 (R/W) 00000000 00000000 | | |
| 00009C _H | EIRR2 (R/W) 00000000 | ENIR2 (R/W) 00000000 | — | | |
| 0000A0 _H | ELVR2 (R/W) 00000000 00000000 | | — | | |
| 0000A4 _H | — | DACR2 (R/W) -----0 | DACR1 (R/W) -----0 | DACR0 (R/W) -----0 | D/A Converter |
| 0000A8 _H | — | DADR2 (R/W) XXXXXXXX | DADR1 (R/W) XXXXXXXX | DADR0 (R/W) XXXXXXXX | |
| 0000AC _H | DTCR1 (R/W) 00000000 | TMRR1 (R/W) XXXXXXXX | DTCR0 (R/W) 00000000 | TMRR0 (R/W) XXXXXXXX | Waveform Generator |
| 0000B0 _H | — | SIGCR (R/W) 00000000 | DTCR2 (R/W) 00000000 | TMRR2 (R/W) XXXXXXXX | |
| 0000B4 _H to 0000BC _H | — | | | | Reserved |
| 0000C0 _H | — | PCRE (R/W) -----00 | PCRD (R/W) 00000000 | PCRC (R/W) 00000000 | Pull-up Control |
| 0000C4 _H | PCRJ (R/W) --000000 | PCRI (R/W) --000000 | PCRH (R/W) -----000 | — | |
| 0000C8 _H | OCRJ (R/W) --000000 | OCRI (R/W) --000000 | OCRH (R/W) -----000 | — | Open-drain Control |
| 0000CC _H | — | — | — | AICK (R/W) 00000000 | Analog Input Control |

(Continued)

MB91130 Series

| Address | Register | | | | Block |
|---------------------|---|-------------------------------|--------------------------------|--------------------------------|-------------------------|
| | +0 | +1 | +2 | +3 | |
| 0000D0 _H | DDRF (R/W) 0 0 0 0 0 0 0 0 | DDRE (R/W) 0 0 0 0 0 0 0 0 | DDRD (R/W) 0 0 0 0 0 0 0 0 | DDRC (R/W) 0 0 0 0 0 0 0 0 | Data Direction Register |
| 0000D4 _H | DDRJ (R/W) --0 0 0 0 0 0 | DDRI (R/W) --0 0 0 0 0 0 | DDRH (R/W) -----0 0 0 | DDRG (R/W) --0 0 0 0 0 0 | |
| 0000D8 _H | — | — | DDRL (R/W) 0 0 0 0 0 0 0 0 | DDRK (R/W) 0 0 0 0 0 0 0 0 | |
| 0000DC _H | GCN1 (R/W) 0 0 1 1 0 0 1 0 0 0 0 1 0 0 0 0 | | — | GCN2 (R/W) 0 0 0 0 0 0 0 0 | PPG ctl |
| 0000E0 _H | PTMR0 (R) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | PCSR0 (W) XXXXXXXX XXXXXXXX | | PPG0 |
| 0000E4 _H | PDUT0 (W) XXXXXXXX XXXXXXXX | | PCNH0 (R/W) 0 0 0 0 0 0 0 - | PCNL0 (R/W) 0 0 0 0 0 0 0 0 | |
| 0000E8 _H | PTMR1 (R) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | PCSR1 (W) XXXXXXXX XXXXXXXX | | PPG1 |
| 0000EC _H | PDUT1 (W) XXXXXXXX XXXXXXXX | | PCNH1 (R/W) 0 0 0 0 0 0 0 - | PCNL1 (R/W) 0 0 0 0 0 0 0 0 | |
| 0000F0 _H | PTMR2 (R) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | PCSR2 (W) XXXXXXXX XXXXXXXX | | PPG2 |
| 0000F4 _H | PDUT2 (W) XXXXXXXX XXXXXXXX | | PCNH2 (R/W) 0 0 0 0 0 0 0 - | PCNL2 (R/W) 0 0 0 0 0 0 0 0 | |
| 0000F8 _H | PTMR3 (R) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | PCSR3 (W) XXXXXXXX XXXXXXXX | | PPG3 |
| 0000FC _H | PDUT3 (W) XXXXXXXX XXXXXXXX | | PCNH3 (R/W) 0 0 0 0 0 0 0 - | PCNL3 (R/W) 0 0 0 0 0 0 0 0 | |
| 000100 _H | PTMR4 (R) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | PCSR4 (W) XXXXXXXX XXXXXXXX | | PPG4 |
| 000104 _H | PDUT4 (W) XXXXXXXX XXXXXXXX | | PCNH4 (R/W) 0 0 0 0 0 0 0 - | PCNL4 (R/W) 0 0 0 0 0 0 0 0 | |
| 000108 _H | PTMR5 (R) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | PCSR5 (W) XXXXXXXX XXXXXXXX | | PPG5 |
| 00010C _H | PDUT5 (W) XXXXXXXX XXXXXXXX | | PCNH5 (R/W) 0 0 0 0 0 0 0 - | PCNL5 (R/W) 0 0 0 0 0 0 0 0 | |

(Continued)

MB91130 Series

| Address | Register | | | | Block |
|--------------------------|--|-------------------------|----------------------------------|-------------------------|------------------------|
| | +0 | +1 | +2 | +3 | |
| 000110H | TMRLR (W) XXXXXXXX XXXXXXXX | | TMR (R) XXXXXXXX XXXXXXXX | | Reload Timer 3 |
| 000114H | — | | TMCSR (R/W) ----0000 00000000 | | |
| 000118H | TMRLR (W) XXXXXXXX XXXXXXXX | | TMR (R) XXXXXXXX XXXXXXXX | | Reload Timer 4 |
| 00011CH | — | | TMCSR (R/W) ----0000 00000000 | | |
| 000120H to 0001FCH | — | | | | Reserved |
| 000200H | DPDP (R/W) ----- -0000000 | | | | DMAC |
| 000204H | DACSR (R/W) 00000000 00000000 00000000 00000000 | | | | |
| 000208H | DATCR (R/W) XXXXXXXX XXXX0000 XXXX0000 XXXX0000 | | | | |
| 00020CH | — | | | | |
| 000210H to 0003ECH | — | | | | Reserved |
| 0003F0H | BSD0 (W) XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX | | | | Bit Search Module |
| 0003E4H | BSD1 (R/W) XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX | | | | |
| 0003F8H | BSDC (W) XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX | | | | |
| 0003FCH | BSRR (R) XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX | | | | |
| 000400H | ICR00 (R/W) ----1111 | ICR01 (R/W) ----1111 | ICR02 (R/W) ----1111 | ICR03 (R/W) ----1111 | Interrupt Control Unit |
| 000404H | ICR04 (R/W) ----1111 | ICR05 (R/W) ----1111 | ICR06 (R/W) ----1111 | ICR07 (R/W) ----1111 | |
| 000408H | ICR08 (R/W) ----1111 | ICR09 (R/W) ----1111 | ICR10 (R/W) ----1111 | ICR11 (R/W) ----1111 | |

(Continued)

MB91130 Series

| Address | Register | | | | Block |
|--|-----------------------------|-------------------------|-------------------------|-------------------------|------------------------|
| | +0 | +1 | +2 | +3 | |
| 00040 _H | ICR12 (R/W) ----1111 | ICR13 (R/W) ----1111 | ICR14 (R/W) ----1111 | ICR15 (R/W) ----1111 | Interrupt Control Unit |
| 00041 _H | ICR16 (R/W) ----1111 | ICR17 (R/W) ----1111 | ICR18 (R/W) ----1111 | ICR19 (R/W) ----1111 | |
| 000414 _H | ICR20 (R/W) ----1111 | ICR21 (R/W) ----1111 | ICR22 (R/W) ----1111 | ICR23 (R/W) ----1111 | |
| 000418 _H | ICR24 (R/W) ----1111 | ICR25 (R/W) ----1111 | ICR26 (R/W) ----1111 | ICR27 (R/W) ----1111 | |
| 00041C _H | ICR28 (R/W) ----1111 | ICR29 (R/W) ----1111 | ICR30 (R/W) ----1111 | ICR31 (R/W) ----1111 | |
| 000420 _H | ICR32 (R/W) ----1111 | ICR33 (R/W) ----1111 | ICR34 (R/W) ----1111 | ICR35 (R/W) ----1111 | |
| 000424 _H | ICR36 (R/W) ----1111 | ICR37 (R/W) ----1111 | ICR38 (R/W) ----1111 | ICR39 (R/W) ----1111 | |
| 000428 _H | ICR40 (R/W) ----1111 | ICR41 (R/W) ----1111 | ICR42 (R/W) ----1111 | ICR43 (R/W) ----1111 | |
| 00042C _H | ICR44 (R/W) ----1111 | ICR45 (R/W) ----1111 | ICR46 (R/W) ----1111 | ICR47 (R/W) ----1111 | |
| 000430 _H | DICR (R/W) -----0 | HRCL (R/W) ---11111 | — | | |
| 000434 _H to 00047C _H | — | | | | Reserved |
| 000480 _H | RSRR/WTCR (R/W) 1XXXX-00 | STCR (R/W) 000111-- | PDRR (R/W) ----0000 | CTBR (W) XXXXXXXX | Clock Control Unit |
| 000484 _H | GCR (R/W) 110011-1 | WPR (W) XXXXXXXX | — | | |
| 000488 _H | CT (R/W) 00--0-00 | — | | | PLL Control |
| 00048C _H to 0005FC _H | — | | | | Reserved |

(Continued)

MB91130 Series

| Address | Register | | | | Block |
|--|---|-------------------------------|---|-----------------------------|-------------------------|
| | +0 | +1 | +2 | +3 | |
| 000600H | DDR3 (W) 0 0 0 0 0 0 0 0 | DDR2 (W) 0 0 0 0 0 0 0 0 | — | — | Data Direction Register |
| 000604H | — | DDR6 (W) 0 0 0 0 0 0 0 0 | DDR5 (W) 0 0 0 0 0 0 0 0 | DDR4 (W) 0 0 0 0 0 0 0 0 | |
| 000608H | — | — | — | DDR8 (W) - 0 0 0 0 0 0 0 | |
| 00060CH | ASR1 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 | | AMR1 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | T-unit |
| 000610H | ASR2 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 | | AMR2 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | |
| 000614H | ASR3 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 | | AMR3 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | |
| 000618H | ASR4 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 | | AMR4 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | |
| 00061CH | ASR5 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 | | AMR5 (W) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | |
| 000620H | AMD0 (R/W) ---0 0 1 1 1 | AMD1 (R/W) 0--0 0 0 0 0 | AMD32 (R/W) 0 0 0 0 0 0 0 0 | AMD4 (R/W) 0--0 0 0 0 0 | |
| 000624H | AMD5 (R/W) 0--0 0 0 0 0 | — | | | |
| 000628H | EPCR0 (W) ----1 1 0 0 -1----- | | EPCR1 (W) ----- 1 1 1 1 1 1 1 1 | | |
| 00062CH | — | | | | |
| 000630H | — | PCR6 (R/W) 0 0 0 0 0 0 0 0 | — | | Pull-up Control |
| 000634H to 0007BC _H | — | | | | Reserved |
| 0007C0 _H | FLCR (R/W) 0 0 0 X 0 0 0 0 | — | | | FLASH Control |
| 0007C4 _H | FWTC (R/W) -----0 0 0 | — | | | |
| 0007C8 _H to 0007F8 _H | — | | | | Reserved |

(Continued)

(Continued)

| Address | Register | | | | Block |
|---------------------|----------|----|---------------------|----------------------|--|
| | +0 | +1 | +2 | +3 | |
| 0007FC _H | — | | LER (W) -----000 | MODR (W) XXXXXXXX | Little Endian Register Mode Register |

*1 : Do not execute RMW instructions to registers with write-only bits.

*2 : Do not execute write access to read-only or reserved registers except for particular requests.

*3 : Data in areas with “-” or reserved ones are unspecified.

*4 : RMW instructions (RMW : Read / Modify / Write)

| | | |
|----------------|---------------|----------------|
| AND Rj, @Ri | OR Rj, @Ri | EOR Rj, @Ri |
| ANDH Rj, @Ri | ORH Rj, @Ri | EORH Rj, @Ri |
| ANDB Rj, @Ri | ORB Rj, @Ri | EORB Rj, @Ri |
| BANDL #u4, @Ri | BORL #u4, @Ri | BEORL #u4, @Ri |
| BANDH #u4, @Ri | BORH #u4, @Ri | BEORH #u4, @Ri |

MB91130 Series

■ INTERRUPTION VECTOR

Causes of MB91130 series interruptions and allocation of interruption vectors and interruption control registers are described in the interruption vector table.

| Interruption source | Interruption number | | Interruption level ^{*1} | Offset | Address ^{*2} of TBR default |
|--------------------------------------|---------------------|-------------|----------------------------------|------------------|--------------------------------------|
| | Decimal | Hexadecimal | | | |
| Reset | 0 | 00 | — | 3FC _H | 000FFFFC _H |
| System reservation | 1 | 01 | — | 3F8 _H | 000FFFF8 _H |
| System reservation | 2 | 02 | — | 3F4 _H | 000FFFF4 _H |
| System reservation | 3 | 03 | — | 3F0 _H | 000FFF0 _H |
| System reservation | 4 | 04 | — | 3EC _H | 000FFFE _H |
| System reservation | 5 | 05 | — | 3E8 _H | 000FFFE8 _H |
| System reservation | 6 | 06 | — | 3E4 _H | 000FFFE4 _H |
| System reservation | 7 | 07 | — | 3E0 _H | 000FFFE0 _H |
| System reservation | 8 | 08 | — | 3DC _H | 000FFFD _H |
| System reservation | 9 | 09 | — | 3D8 _H | 000FFFD8 _H |
| System reservation | 10 | 0A | — | 3D4 _H | 000FFFD4 _H |
| System reservation | 11 | 0B | — | 3D0 _H | 000FFFD0 _H |
| System reservation | 12 | 0C | — | 3CC _H | 000FFFC _H |
| System reservation | 13 | 0D | — | 3C8 _H | 000FFFC8 _H |
| Exceptions to undefined instructions | 14 | 0E | — | 3C4 _H | 000FFFC4 _H |
| System reservation | 15 | 0F | — | 3C0 _H | 000FFFC0 _H |
| External interruption 0 | 16 | 10 | ICR00 | 3BC _H | 000FFFB _H |
| External interruption 1 | 17 | 11 | ICR01 | 3B8 _H | 000FFFB8 _H |
| External interruption 2 | 18 | 12 | ICR02 | 3B4 _H | 000FFFB4 _H |
| External interruption 3 | 19 | 13 | ICR03 | 3B0 _H | 000FFFB0 _H |
| External interruption 4 | 20 | 14 | ICR04 | 3AC _H | 000FFFA _H |
| External interruption 5 | 21 | 15 | ICR05 | 3A8 _H | 000FFFA8 _H |
| External interruption 6 | 22 | 16 | ICR06 | 3A4 _H | 000FFFA4 _H |
| External interruption 7 | 23 | 17 | ICR07 | 3A0 _H | 000FFFA0 _H |
| External interruption 8 to 15 | 24 | 18 | ICR08 | 39C _H | 000FFF9C _H |
| External interruption 16 to 23 | 25 | 19 | ICR09 | 398 _H | 000FFF98 _H |
| UART0 (Reception completion) | 26 | 1A | ICR10 | 394 _H | 000FFF94 _H |
| UART1 (Reception completion) | 27 | 1B | ICR11 | 390 _H | 000FFF90 _H |
| UART2 (Reception completion) | 28 | 1C | ICR12 | 38C _H | 000FFF8C _H |
| UART3 (Reception completion) | 29 | 1D | ICR13 | 388 _H | 000FFF88 _H |
| UART4 (Reception completion) | 30 | 1E | ICR14 | 384 _H | 000FFF84 _H |

(Continued)

MB91130 Series

| Interruptio n sauce | Interruptio n number | | Interruptio n level ^{*1} | Offset | Address ^{*2} of TBR default |
|--|----------------------|-------------|-----------------------------------|------------------|--------------------------------------|
| | Decimal | Hexadecimal | | | |
| UART0 (Transmission completion) | 31 | 1F | ICR15 | 380 _H | 000FFF80 _H |
| UART1 (Transmission completion) | 32 | 20 | ICR16 | 37C _H | 000FFF7C _H |
| UART2 (Transmission completion) | 33 | 21 | ICR17 | 378 _H | 000FFF78 _H |
| UART3 (Transmission completion) | 34 | 22 | ICR18 | 374 _H | 000FFF74 _H |
| UART4 (Transmission completion) | 35 | 23 | ICR19 | 370 _H | 000FFF70 _H |
| DMAC (end, error) | 36 | 24 | ICR20 | 36C _H | 000FFF6C _H |
| Reload timer 0 | 37 | 25 | ICR21 | 368 _H | 000FFF68 _H |
| Reload timer 1 | 38 | 26 | ICR22 | 364 _H | 000FFF64 _H |
| Reload timer 2 | 39 | 27 | ICR23 | 360 _H | 000FFF60 _H |
| Reload timer 3 | 40 | 28 | ICR24 | 35C _H | 000FFF5C _H |
| Reload timer 4 | 41 | 29 | ICR25 | 358 _H | 000FFF58 _H |
| A/D (sequential type) | 42 | 2A | ICR26 | 354 _H | 000FFF54 _H |
| PPG0 | 43 | 2B | ICR27 | 350 _H | 000FFF50 _H |
| PPG1 | 44 | 2C | ICR28 | 34C _H | 000FFF4C _H |
| PPG2 | 45 | 2D | ICR29 | 348 _H | 000FFF48 _H |
| PPG3 | 46 | 2E | ICR30 | 344 _H | 000FFF44 _H |
| PPG4/5 | 47 | 2F | ICR31 | 340 _H | 000FFF40 _H |
| Waveform generator | 48 | 30 | ICR32 | 33C _H | 000FFF3C _H |
| U/D counter 0 (compare/ underflow-overflow, up/down invert) | 49 | 31 | ICR33 | 338 _H | 000FFF38 _H |
| U/D counter 1 (compare/ underflow-overflow, up/down invert) | 50 | 32 | ICR34 | 334 _H | 000FFF34 _H |
| ICU0 (load) | 51 | 33 | ICR35 | 330 _H | 000FFF30 _H |
| ICU1 (load) | 52 | 34 | ICR36 | 32C _H | 000FFF2C _H |
| ICU2 (load) | 53 | 35 | ICR37 | 328 _H | 000FFF28 _H |
| ICU3 (load) | 54 | 36 | ICR38 | 324 _H | 000FFF24 _H |
| OCU0 (matched) | 55 | 37 | ICR39 | 320 _H | 000FFF20 _H |
| OCU1 (matched) | 56 | 38 | ICR40 | 31C _H | 000FFF1C _H |
| OCU2 (matched) | 57 | 39 | ICR41 | 318 _H | 000FFF18 _H |
| OCU3 (matched) | 58 | 3A | ICR42 | 314 _H | 000FFF14 _H |
| OCU4/5 (matched) | 59 | 3B | ICR43 | 310 _H | 000FFF10 _H |
| OCU6/7 (matched) | 60 | 3C | ICR44 | 30C _H | 000FFF0C _H |
| Level comparator | 61 | 3D | ICR45 | 308 _H | 000FFF08 _H |
| 16-bit freerun timer | 62 | 3E | ICR46 | 304 _H | 000FFF04 _H |
| Delay interruptio n factor bit | 63 | 3F | ICR47 | 300 _H | 000FFF00 _H |

(Continued)

MB91130 Series

(Continued)

| Interruption source | Interruption number | | Interruption level *1 | Offset | Address *2 of TBR default |
|--|---------------------|----------------|-----------------------|--|--|
| | Decimal | Hexadecimal | | | |
| System reservation (used under REALOS *3) | 64 | 40 | — | 2FC _H | 000FFEFC _H |
| System reservation (used under REALOS *3) | 65 | 41 | — | 2F8 _H | 000FFE8 _H |
| Used under INT instruction | 66 | 42 | — | 2F4 _H | 000FFE4 _H |
| Used under INT instruction | 67 | 43 | — | 2F0 _H | 000FEF0 _H |
| Used under INT instruction | 68 | 44 | — | 2EC _H | 000FEEC _H |
| Used under INT instruction | 69 | 45 | — | 2E8 _H | 000FEE8 _H |
| Used under INT instruction | 70 | 46 | — | 2E4 _H | 000FEE4 _H |
| Used under INT instruction | 71 | 47 | — | 2E0 _H | 000FEE0 _H |
| Used under INT instruction | 72 | 48 | — | 2DC _H | 000FEDC _H |
| Used under INT instruction | 73 | 49 | — | 2D8 _H | 000FED8 _H |
| Used under INT instruction | 74 | 4A | — | 2D4 _H | 000FED4 _H |
| Used under INT instruction | 75 | 4B | — | 2D0 _H | 000FED0 _H |
| Used under INT instruction | 76 | 4C | — | 2CC _H | 000FECC _H |
| Used under INT instruction | 77 | 4D | — | 2C8 _H | 000FEC8 _H |
| Used under INT instruction | 78 | 4E | — | 2C4 _H | 000FEC4 _H |
| Used under INT instruction | 79 | 4F | — | 2C0 _H | 000FEC0 _H |
| Used under INT instruction | 80 to 255 | 50 to FF | — | 2BC _H to 000 _H | 000FEBC _H to 000FFC0 _H |

*1 : ICR sets the interruption level for each interruption request using the register built into the interruption controller. ICR is prepared in accordance with each interruption request.

*2 : TBR is the register that indicates the starting address of the vector table for EIT. Addresses with added offset values that are specified per TBR and EIT factor will be the vector addresses.

*3 : 40_H, 41_H interruptions for system codes are used in the event that REALOS/FR is used.

■ PERIPHERAL RESOURCES

1. Bus Interface

The bus interface controls the interface with external memory and external I/O.

• Bus Interface Characteristics


- 24-bit (16 MB) address output
- 16/8-bit bus width can be set.
- Insertion of programmable “automatic memory wait” (maximum of 7 cycles)
- Supports “little endian” mode
- Unused addresses / data pins can be used as I/O ports.
- Clock doubled should be used if the external bus exceeds 25 MHz. Bus speed is 1/2 of the CPU speed.

• Areas

A total of six types of chip selection areas are prepared for the bus interface. The position of each area can be randomly arranged per 64 KB at least using area selection registers (ASR1 to ASR5) and area mask registers (AMR1 to AMR5) in an area of 4 GB. The area 0 is allocated to space outside the area specified by ASR1 to ASR5. External areas other than 00010000_H to 0005FFFF_H are deemed area 0 on resetting.


There is no chip selection output pin so no setting is required. Setting it has no effect on usage.

“Area Arrangement Example 1” shows an example in which areas 1 to 5 are arranged from 00100000_H to 0014FFFF_H in 64 KB units. Also, “Area Arrangement Example 2” shows an example in which area 1 is arranged as 00000000_H to 0007FFFF_H in 512 KB and areas 2 to 5 are arranged as 00100000_H to 004FFFFF_H in 1-MB units.



MB91130 Series

• Block Diagram



• Register List

| Address | 15 | 8 | 7 | 0 | |
|-----------|-------|---|---|-------|--|
| 0000060CH | ASR1 | | | | Area Select Register 1 |
| 0000060EH | AMR1 | | | | Area Mask Register 1 |
| 00000610H | ASR2 | | | | Area Select Register 2 |
| 00000612H | AMR2 | | | | Area Mask Register 2 |
| 00000614H | ASR3 | | | | Area Select Register 3 |
| 00000616H | AMR3 | | | | Area Mask Register 3 |
| 00000618H | ASR4 | | | | Area Select Register 4 |
| 0000061AH | AMR4 | | | | Area Mask Register 4 |
| 0000061CH | ASR5 | | | | Area Select Register 5 |
| 0000061EH | AMR5 | | | | Area Mask Register 5 |
| 00000620H | AMD0 | | | AMD1 | Area Mode Register 0 / Area Mode Register 1 |
| 00000622H | AMD32 | | | AMD4 | Area Mode Register 32 / Area Mode Register 4 |
| 00000624H | AMD5 | | | — | Area Mode Register 5 |
| 00000626H | RFCR | | | | ReFresh Control Register |
| 0000062CH | DMCR4 | | | | DRAM Control Register 4 |
| 0000062EH | DMCR5 | | | | DRAM Control Register 4 |
| 00000688H | EPCR0 | | | EPCR1 | External Pin Control Register |
| 000007FEH | LER | | | MODR | Little Endian Register / MODe Register |

Note : Functional pins have not been prepared in the shaded area for MB91130 series, so these registers should not be accessed.


2. I/O Port

MB91130 series can be used as an I/O port when the setting for resources dealing with each pin does not use the pin for input/output.

As regards the read value of the port (PDR), the pin level is read out when input is set for the port. If output is set, the data register value is read out. This is the same for reading under Read Modify Write.

If the input setting is changed to output setting, output data should be set first. If Read Modify Write instructions (i.e. bit set) are used in this case, the data that is read out is the input data from the pin and is not the latch value of the data register, so care must be taken.

• Basic I/O Port Block Diagram



• I/O Port Register

The I/O port consists of the Port Data Register (PDR) and Port Direction Register (DDR) .

• In case of input mode (DDR = "0")

When PDR reads : Level of external pins handled is read out.

When PDR writes : Set value is written in PDR.

• In case of output mode (DDR = "1")

When PDR reads : PDR values are read out.

When PDR writes : PDR values are output to the external pin handled.

• Switching control for resources and ports of the analog pin (A/D)


• Resources and ports of the analog pin (A/D) are switched using the Analog Input Control register on Port K (AICK) .

This controls whether Port K is used as an analog or general-purpose port.

0 : General-purpose port

1 : Analog input (A/D)

• Block Diagram of Input/Output Port (with Pull-up Resistance)



• Pull-up resistance control register (PCR) R/W

Turns pull-up resistance ON/OFF.

0 : Pull-up resistance turned off

1 : Pull-up resistance turned on

- Notes :
- The pull-up resistance control register setting is handled as a priority in stop mode ($\overline{HIZ} = 1$) as well.
 - Use of the pull-up resistance control function is prohibited when the pin concerned is used as the external bus pin. "1" should not be written in this register.

• Port Data Register (PDR)

| | | | | |
|--|-----------------|---------------------------------|--|---------------|
| PDR2 Address : 000001 _H | 7 6 5 4 3 2 1 0 | P27 P26 P25 P24 P23 P22 P21 P20 | Initial value XXXXXXXX _B | Access R/W |
| PDR3 Address : 000000 _H | 7 6 5 4 3 2 1 0 | P37 P36 P35 P34 P33 P32 P31 P30 | Initial value XXXXXXXX _B | Access R/W |
| PDR4 Address : 000007 _H | 7 6 5 4 3 2 1 0 | P47 P46 P45 P44 P43 P42 P41 P40 | Initial value XXXXXXXX _B | Access R/W |
| PDR5 Address : 000006 _H | 7 6 5 4 3 2 1 0 | P57 P56 P55 P54 P53 P52 P51 P50 | Initial value XXXXXXXX _B | Access R/W |
| PDR6 Address : 000005 _H | 7 6 5 4 3 2 1 0 | P67 P66 P65 P64 P63 P62 P61 P60 | Initial value XXXXXXXX _B | Access R/W |
| PDR8 Address : 00000B _H | 7 6 5 4 3 2 1 0 | — P86 P85 P84 P83 P82 P81 P80 | Initial value -XXXXXXXX _B | Access R/W |
| PDRC Address : 000013 _H | 7 6 5 4 3 2 1 0 | PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 | Initial value XXXXXXXX _B | Access R/W |
| PDRD Address : 000012 _H | 7 6 5 4 3 2 1 0 | PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 | Initial value XXXXXXXX _B | Access R/W |
| PDRE Address : 000011 _H | 7 6 5 4 3 2 1 0 | PE7 PE6 PE5 PE4 PE3 PE2 PE1 PE0 | Initial value XXXXXXXX _B | Access R/W |
| PDRF Address : 000010 _H | 7 6 5 4 3 2 1 0 | PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0 | Initial value XXXXXXXX _B | Access R/W |
| PDRG Address : 000017 _H | 7 6 5 4 3 2 1 0 | — — PG5 PG4 PG3 PG2 PG1 PG0 | Initial value --XXXXXXXX _B | Access R/W |
| PDRH Address : 000016 _H | 7 6 5 4 3 2 1 0 | — — — — — PH2 PH1 PH0 | Initial value -----XXX _B | Access R/W |
| PDRI Address : 000015 _H | 7 6 5 4 3 2 1 0 | — — PI5 PI4 PI3 PI2 PI1 PI0 | Initial value --XXXXXXXX _B | Access R/W |
| PDRJ Address : 000014 _H | 7 6 5 4 3 2 1 0 | — — PJ5 PJ4 PJ3 PJ2 PJ1 PJ0 | Initial value --XXXXXXXX _B | Access R/W |
| PDRK Address : 00001B _H | 7 6 5 4 3 2 1 0 | PK7 PK6 PK5 PK4 PK3 PK2 PK1 PK0 | Initial value XXXXXXXX _B | Access R/W |
| PDRL Address : 00001A _H | 7 6 5 4 3 2 1 0 | PL7 PL6 PL5 PL4 PL3 PL2 PL1 PL0 | Initial value XXXXXXXX _B | Access R/W |

PDR2 to PDR6, PDR8, PDRC to PDRL are input/output data registers of the I/O port.
Input/output control is carried out by DDR2 to DDR6, DDR8, DDRC to DDRL that are handled.

MB91130 Series

• Data Direction Register (DDR)

| | | | |
|---------------------------------------|--|---|---------------|
| DDR2 Address : 000601 _H | 7 6 5 4 3 2 1 0 P27 P26 P25 P24 P23 P22 P21 P20 | Initial value 00000000 _B | Access W |
| DDR3 Address : 000600 _H | 7 6 5 4 3 2 1 0 P37 P36 P35 P34 P33 P32 P31 P30 | Initial value 00000000 _B | Access W |
| DDR4 Address : 000607 _H | 7 6 5 4 3 2 1 0 P47 P46 P45 P44 P43 P42 P41 P40 | Initial value 00000000 _B | Access W |
| DDR5 Address : 000606 _H | 7 6 5 4 3 2 1 0 P57 P56 P55 P54 P53 P52 P51 P50 | Initial value 00000000 _B | Access W |
| DDR6 Address : 000605 _H | 7 6 5 4 3 2 1 0 P67 P66 P65 P64 P63 P62 P61 P60 | Initial value 00000000 _B | Access W |
| DDR8 Address : 00060B _H | 7 6 5 4 3 2 1 0 — P86 P85 P84 P83 P82 P81 P80 | Initial value - 0000000 _B | Access W |
| DDRC Address : 0000D3 _H | 7 6 5 4 3 2 1 0 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 | Initial value 00000000 _B | Access R/W |
| DDRD Address : 0000D2 _H | 7 6 5 4 3 2 1 0 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 | Initial value 00000000 _B | Access R/W |
| DDRE Address : 0000D1 _H | 7 6 5 4 3 2 1 0 PE7 PE6 PE5 PE4 PE3 PE2 PE1 PE0 | Initial value 00000000 _B | Access R/W |
| DDRF Address : 0000D0 _H | 7 6 5 4 3 2 1 0 PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0 | Initial value 00000000 _B | Access R/W |
| DDRG Address : 0000D7 _H | 7 6 5 4 3 2 1 0 — — PG5 PG4 PG3 PG2 PG1 PG0 | Initial value - - 000000 _B | Access R/W |
| DDRH Address : 0000D6 _H | 7 6 5 4 3 2 1 0 — — — — — PH2 PH1 PH0 | Initial value - - - - - 000 _B | Access R/W |
| DDRI Address : 0000D5 _H | 7 6 5 4 3 2 1 0 — — PI5 PI4 PI3 PI2 PI1 PI0 | Initial value - - 000000 _B | Access R/W |
| DDRJ Address : 0000D4 _H | 7 6 5 4 3 2 1 0 — — PJ5 PJ4 PJ3 PJ2 PJ1 PJ0 | Initial value - - 000000 _B | Access R/W |
| DDRK Address : 0000DB _H | 7 6 5 4 3 2 1 0 PK7 PK6 PK5 PK4 PK3 PK2 PK1 PK0 | Initial value 00000000 _B | Access R/W |
| DDRL Address : 0000DA _H | 7 6 5 4 3 2 1 0 PL7 PL6 PL5 PL4 PL3 PL2 PL1 PL0 | Initial value 00000000 _B | Access R/W |

DDR2 to DDR6, DDR8, DDRC to DDRL control input/output direction of the I/O ports handled per bit.

DDR = 0 : Port input DDR = 1 : Port output "0" must be written into the empty bit.

• Pull up Control Register (PCR)

| | | | | | | | | | | |
|---------------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----------------------|--------|
| PCR6 Address : 000631 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | 00000000 _B | R/W |
| PCRC Address : 0000C3 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | 00000000 _B | R/W |
| PCRD Address : 0000C2 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | 00000000 _B | R/W |
| PCRE Address : 0000C1 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | — | — | — | — | — | — | PE1 | PE0 | -----00 _B | R/W |
| PCRH Address : 0000C6 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | — | — | — | — | — | PH2 | PH1 | PH0 | -----000 _B | R/W |
| PCRI Address : 0000C5 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | — | — | PI5 | PI4 | PI3 | PI2 | PI1 | PI0 | --000000 _B | R/W |
| PCRJ Address : 0000C4 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | — | — | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 | --000000 _B | R/W |

DDR6, DDRC to DDRE, DDRH to DDRJ carry out pull-up resistance control of the I/O ports handled.

PCR = 0 : Pull-up resistance turned off

PCR = 1 : Pull-up resistance turned on

• Open-drain Control Register (ODCR)

| | | | | | | | | | | |
|---------------------------------------|---|---|-----|-----|-----|-----|-----|-----|-----------------------|--------|
| OCRH Address : 0000CA _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | — | — | — | — | — | PH2 | PH1 | PH0 | -----000 _B | R/W |
| OCRI Address : 0000C9 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | — | — | PI5 | PI4 | PI3 | PI2 | PI1 | PI0 | --000000 _B | R/W |
| OCRJ Address : 0000C8 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| | — | — | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 | --000000 _B | R/W |

OCRH to OCRJ carry out open-drain control in output mode of the I/O ports handled.

OCR = 0 : Standard output port in output mode

OCR = 1 : Open-drain output port in output mode

This has no meaning in input mode (output Hi-z) .

MB91130 Series

• Analog Input Control Register (AICK)

| AICK | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
|-------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----------------------|--------|
| Address : 0000CF _H | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 | 00000000 _B | R/W |

AICK controls each pin of the I/O ports handled as follows.

AIC = 0 : Analog input mode

AIC = 1 : Port input mode

Set to "0" when reset.

3. 8/16-bit Up/Down Counter / Timer


8/16-bit up/down counter / timer is configured of event input pins × 6, 8-bit up/down counters × 2, 8-bit reload / compare registers × 2 and their control circuits.

- **Characteristics of 8/16-bit Up/Down Counter / Timer**


- Counting from (0) d to (256) d is possible using an 8-bit counting register.
(Counting from (0) d to (65535) d is possible in 16-bit × 1 operation mode.)
- 4 types of counting mode can be selected by the count clock
- Selection can be made from two types of internal clock as the count clock in timer mode.
- Detection edge of the external pin input signals can be selected in up/down count mode.
- Phase difference count mode is suited to count encoders such as motors. Turning angle and turning number, etc., can easily and accurately be counted by separately inputting phase A, B and Z outputs of the encoder.
- Selection can be made from two function types for the ZIN pin (valid for all modes) .
- Compare and reload functions are featured, and each function can be used alone or in combination.
Up/down counting with random width can be carried out using both functions in combination.
- The count direction directly before can be identified by the count direction flag.
- Generation of interruptions in case of compared match, reload (underflow) or overflow and in cases where the count direction is changed can be controlled separately.

MB91130 Series

• Block Diagram



8/16-bit Up/Down Counter / Timer (ch.1)



MB91130 Series

• Register List

| | | | | |
|--------|-------|-------|-------|---|
| bit 31 | 24 23 | 16 15 | 8 7 | 0 |
| RCR1 | RCR0 | UDCR1 | UDCR0 | |
| CCRH0 | CCRL0 | — | CSR0 | |
| CCRH1 | CCRL1 | — | CSR1 | |

Up/down count register ch.0 (UDCR0)

| | | | | | | | | |
|-------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Address : 000087 _H | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |

Up/down count register ch.1 (UDCR1)

| | | | | | | | | |
|-------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Address : 000086 _H | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 |

Reload compare register ch.0 (RCR0)

| | | | | | | | | |
|-------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Address : 000085 _H | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |

Reload compare register ch.1 (RCR1)

| | | | | | | | | |
|-------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Address : 000084 _H | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 |

Counter Status register ch.0, ch.1 (CSR0, CSR1)

| | | | | | | | | |
|--|------|------|------|------|------|------|------|------|
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Address : 00008B _H 00008F _H | CSTR | CITE | UDIE | CMPF | OVFF | UDFF | UDF1 | UDF0 |

Counter control register ch.0, ch.1 (CCRL0, CCRL1)

| | | | | | | | | |
|--|---|------|------|------|------|------|------|------|
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Address : 000089 _H 00008D _H | — | CTUT | UCRE | RLDE | UDCC | CGSC | CGE1 | CGE0 |

Counter control register ch.0 (CCR0)

| | | | | | | | | |
|-------------------------------|------|------|------|------|------|------|------|------|
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Address : 000088 _H | M16E | CDCF | CFIE | CLKS | CMS1 | CMS0 | CES1 | CES0 |

Counter control register ch.1 (CCR1)

| | | | | | | | | |
|-------------------------------|----|------|------|------|------|------|------|------|
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Address : 00008C _H | — | CDCF | CFIE | CLKS | CMS1 | CMS0 | CES1 | CES0 |


5. PPG Timer

The PPG timer can efficiently output accurate PWM waveforms. The MB91130 series features a 6-channel PPG timer.


- **PPG Timer Characteristics**

- Each channel is configured with a 16-bit down counter, 16-bit data register with cycle setting buffer, 16-bit compare register with duty setting buffer and pin control area.
- Selection can be made from four types of count clocks for 16-bit down counters.
Internal clock ϕ , $\phi 4$, $\phi 16$, $\phi 64$
- Counter values can be initialized to “FFFF_H” by resetting and counter borrowing.
- PWM output is available per channel.
- Register outline
Cycle setting register : Reloading register with buffer
Duty setting register : Compare register with buffer
Transfer from buffer is carried out by counter borrowing.
- Pin control outline
Set to “1” by duty match. (Priority)
Resets to “0” by counter borrowing.
All “L” (or “H”) can simply be output by using the output values fixing mode.
Polarization can also be specified.
- Interruption request can be generated by selecting from the following combinations.
Initiation of this timer
Counter borrow generation (cycle match)
Duty match generation
Counter borrow generation (cycle match) or duty match generation
DMA transfer can be initiated by the above interruption requests.
- Simultaneous initiation of a number of channels can be set by software or other interval timers. Re-start during operation can also be set.

• Block Diagram



Block Diagram of PPG Timer for 1 Channel



• Register list

| Address | 15 | 0 | | |
|----------|------|------|-----|----------------------------------|
| 00000DCH | GCN1 | | R/W | General control register 1 |
| 00000DFH | GCN2 | | R/W | General control register 2 |
| 00000E0H | PTMR | | R | ch.0 Timer register |
| 00000E2H | PCSR | | W | ch.0 Peripheral setting register |
| 00000E4H | PDUT | | W | ch.0 Duty setting register |
| 00000E6H | PCNH | PCNL | R/W | ch.0 Control status register |
| 00000E8H | PTMR | | R | ch.1 Timer register |
| 00000EAH | PCSR | | W | ch.1 Peripheral setting register |
| 00000ECH | PDUT | | W | ch.1 Duty setting register |
| 00000EEH | PCNH | PCNL | R/W | ch.1 Control status register |
| 00000F0H | PTMR | | R | ch.2 Timer register |
| 00000F2H | PCSR | | W | ch.2 Peripheral setting register |
| 00000F4H | PDUT | | W | ch.2 Duty setting register |
| 00000F6H | PCNH | PCNL | R/W | ch.2 Control status register |
| 00000F8H | PTMR | | R | ch.3 Timer register |
| 00000FAH | PCSR | | W | ch.3 Peripheral setting register |
| 00000FCH | PDUT | | W | ch.3 Duty setting register |
| 00000FEH | PCNH | PCNL | R/W | ch.3 Control status register |

(Continued)

MB91130 Series

(Continued)

| Address | 15 | | 0 | | |
|-----------|------|-----|------|-----|----------------------------------|
| 00000100H | PTMR | | | R | ch.4 Timer register |
| 00000102H | PCSR | | | W | ch.4 Peripheral setting register |
| 00000104H | PDUT | | | W | ch.4 Duty setting register |
| 00000106H | PCNH | --- | PCNL | R/W | ch.4 Control status register |
| 00000108H | PTMR | | | R | ch.5 Timer register |
| 0000010AH | PCSR | | | W | ch.5 Peripheral setting register |
| 0000010CH | PDUT | | | W | ch.5 Duty setting register |
| 0000010EH | PCNH | --- | PCNL | R/W | ch.5 Control status register |

6. Multifunction Timer

The multifunction timer unit is configured of a 16-bit freerun timer \times 1, 16-bit output compare \times 8, 16-bit input capture \times 4, 16-bit PPG timer \times 6 ch and waveform generation area modules. 12 independent waveform outputs based on a 16-bit free-run timer are possible using this function and measurement of input pulse width and external clock cycle is also possible.

• Multifunction Timer Configuration

• 16-bit free-run timer (\times 1)

The 16-bit free-run timer consists of a 16-bit up counter, control register, 16-bit compare clear register and pre-scalar. Output values of this counter are used as the base timer for output compare and input capture.

- Counter operation clocks can be selected from six types.
Six types of internal clocks (ϕ 2, ϕ 4, ϕ 8, ϕ 16, ϕ 32, ϕ 64)
 ϕ : Peripheral clock
- Interruption can be generated by overflow of the counter value and a compared match with compare clear register. (Mode setting is required for a compared match.)
- Counter value can be initialized to "0000H" by a compared match with the reset, software clear or the compare clear register.

• Output compare (\times 8)

Output compare is configured of 16-bit compare register \times 8, latch for compare output and control register. Interruption can be generated as well as reversing output level when the 16-bit free-run timer value and compare register value match.

- 8 compare registers can be operated independently. Output pins and interruption flags support each compare register.
- Output pins can be controlled by pairing two compare registers. Output pins are reversed using two compare registers.
- Initial value of each output pin can be set.
- Interruption can be generated by matching compare.

• Input capture (\times 4)

Input capture is configured with four independent external input pins, supported capture and control register. 16-bit free-run timer value is held in the capture register by detecting the random edge of signals that are input by the external input pin, and interruption can simultaneously be generated.

- Valid edges (rising edge, falling edge, both edges) of external input signals can be selected.
- Four input captures can be operated independently.
- Interruption can be generated by the valid edges of external input signals.

• 16-bit PPG timer (\times 6)

Refer to PPG timer


- Waveform Generation Area

The waveform generation area is configured with 8-bit timer × 3, 8-bit reload register × 3, timer control register × 3 and 8-bit waveform control register. This control circuit controls the waveform of the 16-bit PPG timer and real-time output, and DC chopper output and non-overlapping 3-phase waveform output to be used for inverter control are possible.


- Non-overlapping pulse output of the PPG timer is possible by setting dead time of the 8-bit timer (dead time timer function) .
- Real timer output is operated by the 2-channel mode and non-overlapping output of the waveform is possible by setting the dead time of the 8-bit timer (dead time timer function) .
- Operation of PPG timer can easily be started/stopped by generating a GATE signal for the PPG timer operation through match detection of real-time output compare (GATE function).
- The 8-bit timer is operated by match detection of real-time output compare, and operation of the PPG timer can easily be started/stopped by generating a GATE signal for the PPG timer until the 8-bit timer is stopped (GATE function) .
- Pin output can be forcibly controlled by input to the DTTI pin. Pins can be controlled externally even if oscillations stop due to lack of clocks for inputs to this pin. (Each pin level can be set by the program .) If this function is used, the port should be set to output (DDR = 1) and the output value should be described in the PDR beforehand.

• Block Diagram

Block Diagram of PPG Timer for 1 Channel



Block Diagram of Waveform Generation Area



• Registers List


| Address | 15 | 8 | 7 | 0 | |
|---------------------|------|-------|---|---|-------|
| 000044H to 4BH | IPCP | | | | (R) |
| 00004DH, 4FH | | ICS | | | (R/W) |
| 000054H to 63H | OCCP | | | | (R/W) |
| 000064H to 6BH | OCS | | | | (R/W) |
| 00006CH, 6DH | TCDT | | | | (R/W) |
| 00006EH, 6FH | TCCS | | | | (R/W) |
| 0000ACH, AEH B2H | DTCR | | | | (R/W) |
| 0000ADH, AFH B3H | | TMRR | | | (R/W) |
| 0000B1H | | STGCR | | | (R/W) |

MB91130 Series

7. External Interruption

The external interruption control area is the block that controls the external interruption requests input in INTO to INT23. The level of request to be detected can be selected from “H”, “L”, “Rising edge” or “Falling edge”.

• Block diagram



• Register List

External interruption permission register (ENIR)

| | | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | ER7 | ER6 | ER5 | ER4 | ER3 | ER2 | ER1 | ER0 |

External interruption factor register (EIRR)

| | | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | ER7 | ER6 | ER5 | ER4 | ER3 | ER2 | ER1 | ER0 |

Request level setting register (ELVR)

| | | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | LB3 | LA3 | LB2 | LA2 | LB1 | LA1 | LB0 | LA0 |

| | | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | LB7 | LA7 | LB6 | LA6 | LB5 | LA5 | LB4 | LA4 |

There are three sets of the above registers (for 8 channels) for a total of 24 channels.


8. Delay Interruption Module

The delay interruption module generates interruptions for task switching. Interruption requests to the CPU can be generated / cancelled using software with this module.

- **Block Diagram**

Refer to "9.(2) Block Diagram of Interruption Controller" for the block diagram of the delay interruption generation area.

- **Register List**



9. Interruption Controller

The interruption controller carries out interruption reception and arbitration.

• Hardware configuration of the interruption controller

This module consists of the following items.

- ICR register
- Interruption priority judgement circuit
- Interruption level, interruption number (vector) generation area
- Cancellation request generation area for HOLD request

• Major interruption controller functions


This module has the following functions.

- Detection of interruption requests
- Priority grade judgement (depending on the level and number)
- Transferring interruption level of factors for the judgement results (to CPU)
- Transferring interruption number of factors for the judgement results (to CPU)
- Recovery instruction from stop mode by generating interruption
- Cancellation of HOLD request to the bus master

• Resetting Interruption Factors

There are restrictions between RETI instructions and those for resetting interruption factors in the interruption routine.

• Block Diagram



Note : DLYI shown in the figure indicates delay interruption area. (Refer to the chapter on the delay interruption module for details.)

INT0 is the wake-up signal to the clock control area in case of sleep or stop.

HLDREQ is the bus vacation request signal to bus masters other than the CPU.

There is no NMI function in this model.

MB91130 Series

• Register List

| | bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------------|-------|---|---|---|------|------|------|------|-------|
| Address : 00000400H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR00 |
| Address : 00000401H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR01 |
| Address : 00000402H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR02 |
| Address : 00000403H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR03 |
| Address : 00000404H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR04 |
| Address : 00000405H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR05 |
| Address : 00000406H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR06 |
| Address : 00000407H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR07 |
| Address : 00000408H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR08 |
| Address : 00000409H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR09 |
| Address : 0000040AH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR10 |
| Address : 0000040BH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR11 |
| Address : 0000040CH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR12 |
| Address : 0000040DH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR13 |
| Address : 0000040EH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR14 |
| Address : 0000040FH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR15 |
| Address : 00000410H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR16 |
| Address : 00000411H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR17 |
| Address : 00000412H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR18 |
| Address : 00000413H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR19 |
| Address : 00000414H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR20 |
| Address : 00000415H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR21 |
| Address : 00000416H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR22 |
| Address : 00000417H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR23 |
| Address : 00000418H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR24 |
| Address : 00000419H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR25 |
| Address : 0000041AH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR26 |
| Address : 0000041BH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR27 |
| Address : 0000041CH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR28 |
| Address : 0000041DH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR29 |
| Address : 0000041EH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR30 |
| Address : 0000041FH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR31 |

R/W R/W R/W R/W

(Continued)

(Continued)

| | bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------------|-------|---|---|---|------|------|------|------|-------|
| Address : 00000420H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR32 |
| Address : 00000421H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR33 |
| Address : 00000422H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR34 |
| Address : 00000423H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR35 |
| Address : 00000424H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR36 |
| Address : 00000425H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR37 |
| Address : 00000426H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR38 |
| Address : 00000427H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR39 |
| Address : 00000428H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR40 |
| Address : 00000429H | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR41 |
| Address : 0000042AH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR42 |
| Address : 0000042BH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR43 |
| Address : 0000042CH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR44 |
| Address : 0000042DH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR45 |
| Address : 0000042EH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR46 |
| Address : 0000042FH | — | — | — | — | ICR3 | ICR2 | ICR1 | ICR0 | ICR47 |
| | | | | | R/W | R/W | R/W | R/W | |
| Address : 00000431H | — | — | — | — | LVL3 | LVL2 | LVL1 | LVL0 | HRCL |
| | | | | | R/W | R/W | R/W | R/W | |

10. Clock Generation Area (low power consumption mechanism)


Clock generation area is a module with the following functions.

- CPU clock generation (including gear function)
- Peripheral clock generation (including gear function)
- Reset generation and holding factors
- Standby function (including hardware standby)
- PLL (Phase Locked Loop) is built in

• Register list

| Address | 7 | 0 | |
|---------|-----------|---|---|
| 000480H | RSRR/WTCR | | Reset factor / watchdog cycle control register |
| 000481H | STCR | | Standby control register |
| 000482H | PDRR | | DMA request blocking register |
| 000483H | CTBR | | Time base timer clear register |
| 000484H | GCR | | Gear control register |
| 000485H | WPR | | Watchdog reset generation postponement register |
| 000488H | PCTR | | PLL / 32-K clock control register |

• Block diagram



11. 8-/10-bit A/D Converter

The 8-/10-bit A/D converter features functions that convert analog input voltages to 10- or 8-bit digital values using the RC sequential comparison conversion method. The input signal is selected from 8-channel analog input pins and three types of conversion initiation can be selected from software, internal clock, or external pin trigger.

- **characteristics of 8-/10-bit A/D converter**

The A/D conversion function for converting analog voltages (input voltages) input into the analog input pins to digital values has the following characteristics.

- Conversion time is minimum 5.0 μ s (including sampling time when peripheral clock is 33 MHz) .
- Conversion method is RC sequential comparison conversion method with sample holding circuit.
- 10- or 8-bit resolution can be selected.
- Analog input pin can be selected from 8 channels using the program.
- interruption request can be generated when A/D conversion ends.
- Data is not lost even during continuous conversion as conversion data protection function works while interruptions are permitted.
- Initiation factors for conversion can be selected from software, 16-bit reload timer 2 (rising edge) , or external pin trigger (L level detection) .


There are three types of conversion modes.

Conversion Modes of 8-/10-bit A/D Converter Table

| Conversion Modes | Single Conversion Operation | Scan Conversion Operation |
|-----------------------------|--|---|
| Single conversion mode | Converts the specified channel (1 channel only) once and ends. | Converts a series of channels (up to 8 channels can be specified) once and ends. |
| Consecutive conversion mode | Repeatedly converts the specified channel (1 channel only) . | Repeatedly converts a series of channels (up to 8 channels can be specified) . |
| Stop conversion mode | Suspends after converting the specified channel (1 channel only) once and waits until the next one is initiated. | Converts a series of channels (up to 8 channels can be specified) but is suspended between each channel conversion and waits until the next one is initiated. |

- Block Diagram of 8-/10-bit A/D Converter
The 8-/10-bit A/D converter is configured with the following 9 blocks.
- A/D control status register (ADCS1, 2)
- A/D data register (ADCR)
- Clock selector (input clock selector to initiate A/D conversion)
- Decoder
- Analog channel selector
- Sample holding circuit
- D/A converter
- Comparator
- Control circuit

• Block Diagram



• Register List

| Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------|----|----|----|----|----|---|-------|---|---|---|---|---|---|---|---|
| 0000CFH | | | | | | | | AICK | | | | | | | | |
| 00003AH | ADCS1 | | | | | | | ADCS0 | | | | | | | | |
| 000038H | ADCR | | | | | | | | | | | | | | | |

MB91130 Series

12. 8-bit D/A Converter

The 8-bit D/A converter is an R-2R type D/A converter with 8-bit resolution.

- **Characteristics of the 8-bit D/A converter**


The MB91130 series features a 3-channel D/A converter and output control can be carried out individually by the D/A control register.

- Block Diagram of 8-bit D/A Converter

The 8-bit D/A converter is configured with the following three blocks.

- 8-bit resistance ladder
- Data register
- Control register

- **Block Diagram**



- **8-bit D/A Converter Pins**

D/A converter pins are dedicated pins.

- **Registers of 8-bit D/A Converter**

The 8-bit D/A converter has the following two registers.

D/A control register (DACR0, 1, 2)

D/A data register (DADR2, 1, 0)

- **Register list**

D/A converter data register 0

| | | | | | | | | | |
|----------------------|-----|------|------|------|------|------|------|------|------|
| | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DADR0 | | DA07 | DA06 | DA05 | DA04 | DA03 | DA02 | DA01 | DA00 |
| 00000AB _H | | | | | | | | | |

D/A converter data register 1

| | | | | | | | | | |
|----------------------|-----|------|------|------|------|------|------|------|------|
| | bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DADR1 | | DA17 | DA16 | DA15 | DA14 | DA13 | DA12 | DA11 | DA10 |
| 00000AA _H | | | | | | | | | |

D/A converter data register 2

| | | | | | | | | | |
|----------------------|-----|------|------|------|------|------|------|------|------|
| | bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DADR2 | | DA27 | DA26 | DA25 | DA24 | DA23 | DA22 | DA21 | DA20 |
| 00000A9 _H | | | | | | | | | |

D/A control register 0

| | | | | | | | | | |
|----------------------|-----|---|---|---|---|---|---|---|------|
| | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DACR0 | | — | — | — | — | — | — | — | DAE0 |
| 00000A7 _H | | | | | | | | | |

D/A control register 1

| | | | | | | | | | |
|----------------------|-----|----|----|----|----|----|----|---|------|
| | bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DACR1 | | — | — | — | — | — | — | — | DAE1 |
| 00000A6 _H | | | | | | | | | |

D/A control register 2

| | | | | | | | | | |
|----------------------|-----|----|----|----|----|----|----|----|------|
| | bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| DACR2 | | — | — | — | — | — | — | — | DAE2 |
| 00000A5 _H | | | | | | | | | |

13. 4-bit Level Comparator

The 4-bit level comparator is the module that compares input levels (large/small) and compares the size of the analog input voltage with 4-bit digital values.

• Functions of the 4-bit level comparator

Compares analog voltage that has been input to the analog input pins (input voltage) with 4-bit digital value and has the following characteristics.

- Conversion time is minimum 1 μ s (including sampling time) .
- Sampling time is minimum 0.5 μ s.
- Interruption requests can be generated when analog comparison ends.

• Interruption of 4-bit level comparator

Interruption and DMAC of 4-bit level comparator Table

| Interruption number | Interruption control register | | Offset | TBR default address | DMAC |
|------------------------|-------------------------------|---------------------|------------------|-----------------------|------|
| | Register name | Address | | | |
| #61 (3D _H) | ICR45 | 00042D _H | 308 _H | 000FFF08 _H | × |


× : Initiation is impossible

- **Block Diagram of 4-bit Level Comparator**

The 4-bit level comparator is configured with the following three blocks.

- Comparator
- 4-bit resistance ladder
- Control register


- **Block diagram**



MB91130 Series

- Registers of 4-bit Level Comparator

- Register list



14. UART

UART is the general-purpose serial data communications interface to carry out synchronous or asynchronous communication (start-stop synchronization) with external systems. It has a master/slave-type communications function (multiprocessor mode: supporting only master side) as well as normal bi-directional communications function (normal mode).

• UART Functions

UART is the general-purpose serial data communications interface that sends and receives serial data to/from other CPUs and peripheral equipment, and has functions shown in “UART Functions Table”.

UART Functions Table

| | Functions |
|---|--|
| Data buffer | Full-duplex double buffer |
| Transfer mode | <ul style="list-style-type: none"> • Clock synchronous (without start-stop bit) • Clock asynchronous (start-stop cycle) |
| Baud rate | <ul style="list-style-type: none"> • Dedicated baud rate generator is available. Can be selected from 8 types. • External clock input is possible. • Internal clock (Internal clocks that are provided from 16-bit reload timer supporting each channel can be used.) |
| Data length | <ul style="list-style-type: none"> • 7-bit (in case of asynchronous normal mode only) • 8-bit |
| Signal method | Non Return to Zero (NRZ) method |
| Reception error detection | <ul style="list-style-type: none"> • Framing error • Overrun error • Parity error (impossible in case of multiprocessor mode) |
| Interruption request | <ul style="list-style-type: none"> • Reception interruption (reception completion, reception error detection) • Transmission interruption (transmission completion) |
| Master/slave-type communications function (Multiprocessor mode) | Communication between 1 (master) and n (slaves) is possible (Only supports master side) |

Note : Start / stop bits are not added by UART and only data is transferred.

UART Operations Mode Table

| Operations mode | Data length | | Synchronization method | Stop bit length |
|-----------------------|----------------|-------------|------------------------|-------------------|
| | Without parity | With parity | | |
| 0 Normal mode | 7-bit or 8-bit | | Asynchronous | 1-bit or 2-bit *2 |
| 1 Multiprocessor mode | 8 + 1*1 | — | Asynchronous | |
| 2 Normal mode | 8 | — | Synchronous | N/A |

— : Setting is impossible

*1 : “+ 1” is address / data selection bit (A/D) to be used to control communications.

*2 : 1-bit only can be detected for stop bit in case of reception.


MB91130 Series

• UART Block Diagram


UART is configured with the following 11 blocks.

- Clock selector
- Reception control circuit
- Transmission control circuit
- Reception status judgement circuit
- Shift register for reception
- Shift register for transmission
- Mode register (SMR0 to SMR4)
- Control register (SCR0 to SCR4)
- Status register (SSR0 to SSR4)
- Input data register (SIDR0 to SIDR4)
- Output data register (SODR0 to SODR4)

• Block Diagram



• Block Diagram of UART Pins



• Register List

| Address | bit 15 | bit 8 | bit 7 | bit 0 |
|--|---|-------|--|-------|
| ch.0 : 0000_001EH, 1FH ch.1 : 0000_0022H, 23H ch.2 : 0000_0026H, 27H ch.3 : 0000_0072H, 73H ch.4 : 0000_0076H, 77H | Control register (SCR) | | Mode register (SMR) | |
| ch.0 : 0000_001CH, 1DH ch.1 : 0000_0020H, 21H ch.2 : 0000_0024H, 25H ch.3 : 0000_0070H, 71H ch.4 : 0000_0074H, 75H | Status register (SSR) | | Input/output data register (SIDR/SODR) | |
| ch.0 : 0000_007AH ch.1 : 0000_0078H ch.2 : 0000_007EH ch.3 : 0000_007CH ch.4 : 0000_0082H | Communications pre-scalar control register (CDCR) | | Vacant | |


15. DMA Controller

The DMA controller is the built-in module of the MB91130 series that carry out direct memory access (DMA) transfers.

• Characteristics of the DMA Controller


- 8 channels
- 3 transfer mode types : single/block transfer, burst transfer, continuous transfer
- Transfer between overall address areas
- Maximum 65,536 transfers
- Interruption function when transfer ends
- Increase/decrease in transfer addresses can be selected using software
- 3 external transfer request input/output pins and 3 external transfer end output pins

• Block Diagram




• Register List

(In DMAC : DMAC internal registers)



(On RAM : DMA descriptors)




Note : In MB91130 series, using the DMA transfer with external DREQ signal and setting the DREQ sense mode to the level sense are not allowed. When using MB91130 series, use sense of the DREQ signal at the edge sense.(the DMAC continuous transfer mode can be used at the DREQ level sense only, this mode cannot be used because of this restriction)

16. Bit Search Module

The bit search module searches for 0, 1 or change points on data that has been written in the input register, and returns the detected bit position.

• Block Diagram



• Register List

| | 31 | 0 | |
|--------------------|------|---|--|
| Address: 000003F0H | BSD0 | | Data register for 0 detection |
| Address: 000003F4H | BSD1 | | Data register for 1 detection |
| Address: 000003F8H | BSDC | | Data register for change point detection |
| Address: 000003FCH | BSRR | | Detection results register |

17. FLASH Memory

The MB91130 series have a 254-KB (2 Mbit) capacity and feature a FLASH memory that can write each half-word (16 bits) using the FR-CPU, delete individual sectors sector and delete groups of sectors together using a single 3-V power source.

• Outline of FLASH Memory

This is a built-in 3-V 254-KB FLASH memory. This FLASH memory is the same as our 2-Mbit (256 K × 8 / 128 K × 16) FLASH memory MBM29LV400C and writing is possible from outside the device using a ROM writer. If used as a built-in ROM of the FR-CPU, as well as having an equivalent function to the MBM29LV400C, instructions / data can be read per word (32 bits) and high-speed operation of the device can be realized.

Refer to the MBM29LV400C data sheet as well as this manual.

The following functions can be realised in MB91130 series by combining the FLASH memory macro and FR-CPU interface circuits.


- Functioning as memory for CPU program / data storage
 - Access is possible with 32-bit bus width when used as ROM
 - Reading / writing and erasing (automatic program algorithm *) are possible using CPU
- MBM29LV400C-equivalent function of single FLASH memory products
 - Reading / writing and erasing (automatic program algorithm *) are possible using ROM writer

A case where this FLASH memory is used from FR-CPU is described in this section.

Refer to the ROM writer manual separately for details if this FLASH memory is used from ROM writer.

* : Automatic program algorithm = Embedded Algorithm

• Block Diagram




MB91130 Series


- **Memory Map**

FLASH memory mode and CPU mode for address mapping of FLASH memory are different. Mapping under each mode is shown as follows.

- **Memory map in FLASH memory mode**



- **Memory map in CPU memory mode**



• Sector address table

| Sector Address | Address Area | Position of bit handled | Sector Capacity |
|----------------|---|-------------------------|-----------------|
| SA5 | 000C0802, 3 _H to 000DFFFE, F _H (LSB side 16 bit) | bit15 to bit0 | 63 Kbyte |
| SA6 | 000E0002, 3 _H to 000EFFFFE, F _H (LSB side 16 bit) | bit15 to bit0 | 32 Kbyte |
| SA7 | 000F0002, 3 _H to 000F3FFE, F _H (LSB side 16 bit) | bit15 to bit0 | 8 Kbyte |
| SA8 | 000F4002, 3 _H to 000F7FFE, F _H (LSB side 16 bit) | bit15 to bit0 | 8 Kbyte |
| SA9 | 000F8002, 3 _H to 000FFFFE, F _H (LSB side 16 bit) | bit15 to bit0 | 16 Kbyte |
| SA0 | 000C0800, 1 _H to 000DFFFC, D _H (MSB side 16 bit) | bit31 to bit16 | 63 Kbyte |
| SA1 | 000E0000, 1 _H to 000EFFFFC, D _H (MSB side 16 bit) | bit31 to bit16 | 32 Kbyte |
| SA2 | 000F0000, 1 _H to 000F3FFC, D _H (MSB side 16 bit) | bit31 to bit16 | 8 Kbyte |
| SA3 | 000F4000, 1 _H to 000F7FFC, D _H (MSB side 16 bit) | bit31 to bit16 | 8 Kbyte |
| SA4 | 000F8000, 1 _H to 000FFFFC, D _H (MSB side 16 bit) | bit31 to bit16 | 16 Kbyte |

• Registers of FLASH Memory

There are two types of FLASH memory registers, namely status register (FLCL) and wait register (FWTC).

• Status Register (FLCR) (CPU mode)

This register indicates the operation status of the FLASH memory. It controls interruption to the CPU and writing to the FLASH memory.

Access is possible only in CPU mode. This register must not be accessed under Read / Modify / Write instructions.

| | | | | | | | | |
|---------|------------|------------|------------|----------|----------|----------|----------|------------|
| 0007C0H | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| | INTE | RDYINT | WE | RDY | — | — | — | LPM |
| | R/W (0) | R/W (0) | R/W (0) | R (X) | — (X) | — (X) | — (X) | R/W (0) |

• Wait Register (FWTC)

Carries out wait control of the FLASH memory in CPU mode. Also, controls access to high-speed reading (33MHz) of FLASH memory. Configuration of Wait Register (FWTC) is as follows :

| | | | | | | | | |
|---------|----------|----------|----------|----------|----------|----------|------------|------------|
| 0007C4H | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| | — | — | — | — | — | FACH | WTC1 | WTC0 |
| | — (—) | — (—) | — (—) | — (—) | — (—) | W (0) | R/W (0) | R/W (0) |

Note : FACH bit should be set to 1 or WTC1/0 should be set to 01b to operate CPU clock exceeding 25 MHz.

MB91130 Series

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

($V_{SS} = AV_{SS} = 0.0\text{ V}$)

| Parameter | Symbol | Rating | | Unit | Remarks |
|--|-------------------|----------------|-----------------|------|-------------------|
| | | Min | Max | | |
| Power voltage | V_{CC5} | $V_{SS} - 0.3$ | $V_{SS} + 6.5$ | V | |
| Power voltage | V_{CC3} | $V_{SS} - 0.3$ | $V_{SS} + 3.8$ | V | |
| Analog power voltage | AV_{CC} | $V_{SS} - 0.3$ | $V_{SS} + 6.5$ | V | *1 |
| Standard analog voltage | AVRH,AVRL | $V_{SS} - 0.3$ | $V_{SS} + 6.5$ | V | *1 |
| Input voltage | V_{I5} | $V_{SS} - 0.3$ | $V_{CC5} + 0.3$ | V | |
| Input voltage | V_{I3} | $V_{SS} - 0.3$ | $V_{CC3} + 0.3$ | V | X0, X1, X0A, X01A |
| Analog pin input voltage | V_{IA} | $V_{SS} - 0.3$ | $AV_{CC} + 0.3$ | V | |
| Output voltage | V_O | $V_{SS} - 0.3$ | $V_{CC5} + 0.3$ | V | |
| Maximum "L" level output current | I_{OL} | — | 10 | mA | *2 |
| Average "L" level output current | I_{OLAV} | — | 4 | mA | *3 |
| Maximum total "L" level output current | ΣI_{OL} | — | 100 | mA | |
| Average "L" level total output current | ΣI_{OLAV} | — | 50 | mA | *4 |
| Maximum "H" level output current | I_{OH} | — | -10 | mA | *2 |
| Average "H" level output current | I_{OHAV} | — | -4 | mA | *3 |
| Maximum total "H" level output current | ΣI_{OH} | — | -50 | mA | |
| Average "H" level total output current | ΣI_{OHAV} | — | -20 | mA | *4 |
| Electricity consumption | P_D | — | 500 | mW | |
| Storage temperature | T_{stg} | -55 | +150 | °C | |

*1 : Care must be taken that AV_{CC} , AVRH and AVRL do not exceed $V_{CC5} + 0.3\text{ V}$ when the power is turned on. Also, care must be taken that AVRH and AVRL do not exceed AV_{CC} , and keep AVRH \geq AVRL. Set AV_{CC} and V_{CC5} to the same electrical potential.

*2 : Peak value of the pin concerned is regulated as the maximum output current.

*3 : Average current within 100 ms flowing in the pin concerned is regulated as the average output current.

*4 : Average current within 100 ms flowing in all pins concerned is regulated as the average total output current.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

($V_{SS} = AV_{SS} = 0.0\text{ V}$)

| Parameter | Symbol | Value | | Unit | Remarks | |
|-------------------------|-----------|-----------------|----------------|------|--|---|
| | | Min | Max | | | |
| Power voltage | Common | V_{CC5} | 4.5 | 5.5 | V | Under normal operation |
| | EVA FLASH | V_{CC3} | 3.0 | 3.6 | V | Under normal operation ($32\text{ kHz} \leq f_{cp} \leq 24\text{ MHz}$) |
| | | | 3.15 | 3.6 | | Under normal operation ($27\text{ MHz} < f_{cp} \leq 33\text{ MHz}$) |
| | | | 3.0 | 3.6 | | RAM status kept in the case of stop |
| | MASK ROM | V_{CC3} | 2.7 | 3.6 | V | Under normal operation |
| | | | 2.7 | 3.6 | | RAM status kept in the case of stop |
| Analog power voltage | AV_{CC} | $V_{SS} + 4.5$ | $V_{SS} + 5.5$ | V | | |
| Standard analog voltage | AV_{RH} | $AV_{SS} - 0.3$ | AV_{CC} | V | | |
| Operating temperature | T_A | 0 | +70 | °C | In external ROM external bus / internal ROM external bus modes | |
| | T_A | -40 | +70 | °C | In single-chip mode | |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.

Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

MB91130 Series

3. DC Characteristics

(1) DC Value

(All products : $V_{cc5} = A_{VCC} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = A_{VSS} = 0 \text{ V}$)

(Mask model : $V_{cc3} = 2.7 \text{ V to } 3.6 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$)

(Flash model : $V_{cc3} = 3.0 \text{ V to } 3.6 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{cp} \leq 27 \text{ MHz}$))

(Flash model : $V_{cc3} = 3.15 \text{ V to } 3.6 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{cp} \leq 33 \text{ MHz}$))

| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks |
|------------------------------|------------|--|---|-----------------|-----|-----------------|------------------|---------|
| | | | | Min | Typ | Max | | |
| “H” level input voltage | V_{IH} | Input excluding following (*1) | — | $0.7 V_{cc5}$ | — | $V_{cc5} + 0.3$ | V | |
| | V_{IHS} | *1 Hysteresis input pin | — | $V_{cc5} - 0.4$ | — | $V_{cc5} + 0.3$ | V | |
| “L” level input voltage | V_{IL} | Input excluding following (*1) | — | $V_{SS} - 0.3$ | — | $0.2 V_{cc5}$ | V | |
| | V_{ILS} | *1 Hysteresis input pin | — | $V_{SS} - 0.3$ | — | $V_{SS} + 0.4$ | V | |
| “H” level output voltage | V_{OH} | — | $V_{cc5} = 5.0 \text{ V}$, $I_{OH} = -4.0 \text{ mA}$ | 2.6 | — | — | V | |
| “L” level output voltage | V_{OL} | — | $V_{cc5} = 5.0 \text{ V}$, $I_{OL} = 4.0 \text{ mA}$ | — | — | 0.6 | V | |
| Input leak current | I_{LI} | — | $V_{cc5} = 5.0 \text{ V}$, $V_{SS} < V_i < V_{DD}$ | -5 | — | 5 | μA | |
| Pull up resistance value | R_{PULL} | $\overline{\text{RST}}$ | — | — | 50 | — | $\text{k}\Omega$ | |
| Power current | I_{cc5} | V_{cc5} | $V_{cc5} = 5.0 \text{ V}$ | — | 15 | 20 | mA | *2 |
| | I_{cc3} | V_{cc3} | $V_{cc3} = 3.0 \text{ V}$ | — | 50 | 100 | mA | |
| | I_{ccs5} | V_{cc5} | $V_{cc5} = 5.0 \text{ V}$ | — | 15 | 20 | mA | *2 |
| | I_{ccs3} | V_{cc3} | $V_{cc3} = 3.0 \text{ V}$ | — | 24 | 85 | mA | |
| | I_{cch5} | V_{cc5} | $V_{cc5} = 5.0 \text{ V}$, $T_A = +25 \text{ }^\circ\text{C}$ | — | 10 | 100 | μA | *3 |
| | I_{cch3} | V_{cc3} | $V_{cc3} = 3.0 \text{ V}$, $T_A = +25 \text{ }^\circ\text{C}$ | — | 10 | 250 | μA | |
| Power current (FLASH models) | I_{cc3} | V_{cc3} | $V_{cc3} = 3.3 \text{ V}$ | — | 80 | 120 | mA | |
| | I_{ccs3} | V_{cc3} | $V_{cc3} = 3.3 \text{ V}$ | — | 50 | 90 | mA | |
| Input capacity | C_{IN} | Other than V_{cc} , A_{VCC} , A_{VSS} , A_{VRH} and V_{SS} | — | — | 10 | — | pF | |

*1 : Refer to “PIN FUNCTION DESCRIPTIONS”

*2 : In case of CLK pin output only ($C_L = 80 \text{ pF}$)

*3 : Output pin OPEN

(2) Flash Memory Write/Erase Characteristics

| Parameter | Condition | Value | | | Unit | Remarks |
|---------------------------------------|---|---------|-----|-------|---------------|--|
| | | Min | Typ | Max | | |
| Sector erase time | $T_A = +25\text{ }^\circ\text{C}$, $V_{CC3} = 3.0\text{ V}$ | — | 1 | 15 | s | Excludes 00H programming prior erasure |
| Chip erase time | | — | 10 | — | s | Excludes 00H programming prior erasure |
| Half word (16 bit width) writing time | | — | 16 | 3,600 | μs | Excludes system-level overhead |
| Write/erase cycle | — | 10,000 | — | — | cycle | |
| Data holding time | — | 100,000 | — | — | h | |

MB91130 Series

4. AC Characteristics

(1) Clock Timing Standard

(All products : $V_{CC5} = A_{VCC} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = A_{VSS} = 0 \text{ V}$)


(Mask model : $V_{CC3} = 2.7 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$)

(Flash model : $V_{CC3} = 3.0 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{CP} \leq 27 \text{ MHz}$))

(Flash model : $V_{CC3} = 3.15 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{CP} \leq 33 \text{ MHz}$))


| Parameter | | Sym- bol | Pin name | Condi- tions | Value | | Unit | Remarks |
|---|----------------------|------------------|----------|-----------------|-------|-------|------|--|
| | | | | | Min | Max | | |
| Clock frequency (high-speed, self-oscillation) | | f _c | X0, X1 | — | 9 | 16.5 | MHz | Self oscillation available area |
| Clock frequency (high-speed, PLL usage) | | | | | | | | PLL usable area by self-oscillation input |
| Clock frequency (low-speed) | | f _{CA} | X0A, X1A | | 32 | | kHz | Self oscillation |
| Clock cycle time | | t _c | — | | 30.3 | 31250 | ns | |
| Internal operation clock frequency | CPU system | f _{CP} | — | — | 0.032 | 33 | MHz | |
| | Bus system | f _{CPB} | | | 0.032 | 25 | | |
| | Peripheral system | f _{CPP} | | | 0.032 | 25 | | Excluding analog area * |
| | | | | | 1 | 25 | | Analog area * |
| Internal operation clock cycle time | CPU system | t _{CP} | — | — | 30.3 | 31250 | ns | |
| | Bus system | t _{CPB} | | | 40 | 31250 | | |
| | Peripheral system | t _{CPP} | | | 40 | 31250 | | Excluding analog area * |
| | | | | | 40 | 1000 | | Analog area * |

* : The targeted analog areas are the A/D converter and level comparator.




Peripheral system clock setting permitted area (A/D, D/A level comparator : $5\text{ V} \pm 10\%$)

< FLASH model >




< MASK ROM model >



MB91130 Series

The relationship between the internal clock set by the CHC/CCK1/CCK0 bit of the Gear Control Register (GCR) and X0 input is as follows.



(2) Reset Input Standards


(All products : $V_{cc5} = A_{vcc} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{ss} = A_{vss} = 0 \text{ V}$)

(Mask model : $V_{cc3} = 2.7 \text{ V to } 3.6 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$)

(Flash model : $V_{cc3} = 3.0 \text{ V to } 3.6 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{cp} \leq 27 \text{ MHz}$))

(Flash model : $V_{cc3} = 3.15 \text{ V to } 3.6 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{cp} \leq 33 \text{ MHz}$))

| Parameter | Symbol | Pin name | Condi-tions | Value | | Unit | Remarks |
|------------------|------------|------------------|-------------|-------------------|-----|------|---------|
| | | | | Min | Max | | |
| Reset input time | t_{RSTL} | \overline{RST} | — | $t_{CP} \times 5$ | — | ns | |



(3) Power On Reset


(All products : $V_{cc5} = A_{vcc} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{ss} = A_{vss} = 0 \text{ V}$)

(Mask model : $V_{cc3} = 2.7 \text{ V to } 3.6 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$)

(Flash model : $V_{cc3} = 3.0 \text{ V to } 3.6 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{cp} \leq 27 \text{ MHz}$))

(Flash model : $V_{cc3} = 3.15 \text{ V to } 3.6 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{cp} \leq 33 \text{ MHz}$))

| Parameter | Sym-bol | Pin name | Conditions | Value | | Unit | Remarks |
|--------------------|-----------|----------|------------|-------|-----|------|---------|
| | | | | Min | Max | | |
| Power startup time | f_R | V_{CC} | — | — | 20 | ms | |
| Power cut time | t_{OFF} | | | 2 | — | ms | |



MB91130 Series

(4) Serial I/O (CH0 to 4)

(All products : $V_{CC5} = A_{VCC} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = A_{VSS} = 0 \text{ V}$)

(Mask model : $V_{CC3} = 2.7 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$)


(Flash model : $V_{CC3} = 3.0 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{cp} \leq 27 \text{ MHz}$))

(Flash model : $V_{CC3} = 3.15 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{cp} \leq 33 \text{ MHz}$))


| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks |
|-------------------------------|-------------------|----------|----------------|-------------------------|--------------------|------|---------|
| | | | | Min | Max | | |
| Serial clock cycle time | t _{SCYC} | — | Internal clock | 8 t _{CPP} | — | ns | |
| SCK ↓ → SO delay time | t _{SLOV} | — | | -10 | 50 | ns | |
| Valid SI → SCK ↑ | t _{IVSH} | — | | 50 | — | ns | |
| SCK ↑ → Valid SI holding time | t _{SHIX} | — | | 50 | — | ns | |
| Serial clock H pulse width | t _{SHSL} | — | External clock | 4 t _{CPP} - 10 | — | ns | * |
| Serial clock L pulse width | t _{SLSH} | — | | 4 t _{CPP} - 10 | — | ns | |
| SCK ↓ → SO delay time | t _{SLOV} | — | | 0 | 50 | ns | |
| Valid SI → SCK ↑ | t _{IVSH} | — | | 50 | — | ns | |
| SCK ↑ → Valid SI holding time | t _{SHIX} | — | | 50 | — | ns | |
| Serial busy period | t _{BUSY} | — | | — | 6 t _{CPP} | ns | |
| SCS ↓ → SCK, SO delay time | t _{CLZO} | — | | — | 50 | ns | |
| SCS ↓ → SCK input MASK time | t _{CLSL} | — | | — | 3 t _{CPP} | ns | |
| SCS ↑ → SCK, SO Hi-Z time | t _{CHOZ} | — | 50 | — | ns | | |

*: Will be Min 1 t_{CPP} - 10 if pre-scalar setting is CS2, CS1, CS0 = 000.

Internal shift clock mode



External shift clock mode




MB91130 Series

(5) External Bus Measurement Conditions


The following conditions apply to items without specific regulations.

- **Alternating current standard measurement condition**


$V_{CC} : 5.0 \text{ V} \pm 10\%$



- **Load condition**



- **Load capacity – Delay time characteristic (Internally-based output delay)**



(6) Normal Bus Access Read/Write Operation

(All products : $V_{CC5} = A_{VCC} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = A_{VSS} = 0 \text{ V}$)

(Mask model : $V_{CC3} = 2.7 \text{ V}$ to 3.6 V , $T_A = 0 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$)

(Flash model : $V_{CC3} = 3.0 \text{ V}$ to 3.6 V , $T_A = 0 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{cp} \leq 27 \text{ MHz}$))

(Flash model : $V_{CC3} = 3.15 \text{ V}$ to 3.6 V , $T_A = 0 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{cp} \leq 33 \text{ MHz}$))

| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks |
|--|------------|--|------------|-------|---------------------------|------|---------|
| | | | | Min | Max | | |
| Address delay time | t_{CHAV} | CLK A23 to A00 | — | — | 15 | ns | |
| Data delay time | t_{CHDV} | CLK D31 to D16 | | — | 15 | ns | |
| \overline{RD} delay time | t_{CLRL} | CLK RD | | — | 10 | ns | |
| \overline{RD} delay time | t_{CLRH} | | | — | 10 | ns | |
| $\overline{WR0}$, $\overline{WR1}$ delay time | t_{CLWL} | CLK $\overline{WR0}$, $\overline{WR1}$ | | — | 10 | ns | |
| $\overline{WR0}$, $\overline{WR1}$ delay time | t_{CLWH} | | | — | 10 | ns | |
| Valid address / valid data input time | t_{AVDV} | A23 to A00 D31 to D16 | | — | $3/2 \times t_{CYC} - 25$ | ns | *1, *2 |
| $\overline{RD} \downarrow \rightarrow$ valid data input time | t_{RLDV} | \overline{RD} D31 to D16 | | — | $t_{CYC} - 15$ | ns | *1 |
| Data setup $\rightarrow \overline{RD} \uparrow$ time | t_{DSRH} | | | 15 | — | ns | |
| $\overline{RD} \uparrow \rightarrow$ Data holding time | t_{RHDX} | | 0 | — | ns | | |

*1 : Time ($t_{CYC} \times$ number of cycles extended) needs to be added to this standard if the bus is extended by automatic waiting insertion and RDY input.

*2 : Values of this standard are in case of gear cycle $\times 1$.

If the gear cycle is set to 1/2, 1/4 or 1/8, calculation should be made using the following formula and replacing n with 1/2, 1/4 or 1/8.

• Calculation formula : $(2 - n / 2) \times t_{CYC} - 25$

(7) Ready Input Timing


(All products : $V_{CC5} = A_{VCC} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = A_{VSS} = 0 \text{ V}$)

(Mask model : $V_{CC3} = 2.7 \text{ V}$ to 3.6 V , $T_A = 0 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$)

(Flash model : $V_{CC3} = 3.0 \text{ V}$ to 3.6 V , $T_A = 0 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{cp} \leq 27 \text{ MHz}$))

(Flash model : $V_{CC3} = 3.15 \text{ V}$ to 3.6 V , $T_A = 0 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{cp} \leq 33 \text{ MHz}$))

| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks |
|--------------------------|------------|------------|------------|-------|-----|------|---------|
| | | | | Min | Max | | |
| RDY setup time → CLK ↓ | t_{RDYS} | RDY CLK | — | 15 | — | ns | |
| CLK ↓ → RDY holding time | t_{RDYH} | RDY CLK | | 0 | — | ns | |



MB91130 Series

(8) Holding timing

(All products : $V_{CC5} = A_{VCC} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = A_{VSS} = 0 \text{ V}$)


(Mask model : $V_{CC3} = 2.7 \text{ V}$ to 3.6 V , $T_A = 0 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$)

(Flash model : $V_{CC3} = 3.0 \text{ V}$ to 3.6 V , $T_A = 0 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{cp} \leq 27 \text{ MHz}$))

(Flash model : $V_{CC3} = 3.15 \text{ V}$ to 3.6 V , $T_A = 0 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{cp} \leq 33 \text{ MHz}$))

| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks |
|--|--------------------|---------------------------|------------|-----------------------|-----------------------|------|---------|
| | | | | Min | Max | | |
| $\overline{\text{BGRNT}}$ delay time | t_{CHBGL} | CLK | — | — | 6 | ns | |
| $\overline{\text{BGRNT}}$ delay time | t_{CHBGH} | $\overline{\text{BGRNT}}$ | | — | 6 | ns | |
| Pin floating \rightarrow $\overline{\text{BGRNT}}$ \downarrow time | t_{XHAL} | $\overline{\text{BGRNT}}$ | | $t_{\text{CYC}} - 10$ | $t_{\text{CYC}} + 10$ | ns | |
| $\overline{\text{BGRNT}}$ \uparrow \rightarrow Pin valid time | t_{HAHV} | | | $t_{\text{CYC}} - 10$ | $t_{\text{CYC}} + 10$ | ns | |

Note : It takes at least one cycle from loading the BRQ to when $\overline{\text{BGRNT}}$ is changed.



(9) DMA Controller Timing


(All products : $V_{CC5} = A_{VCC} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = A_{VSS} = 0 \text{ V}$)

(Mask model : $V_{CC3} = 2.7 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$)

(Flash model : $V_{CC3} = 3.0 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{cp} \leq 27 \text{ MHz}$))

(Flash model : $V_{CC3} = 3.15 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{cp} \leq 33 \text{ MHz}$))

| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks |
|---------------------------------|------------|----------------|------------|-------------|------------------------|------|---------|
| | | | | Min | Max | | |
| DREQ input pulse width | t_{DRWH} | DREQ0 to DREQ2 | — | 2 t_{cyc} | — | ns | |
| DACK delay time (Normal bus) | t_{CLDL} | CLK | | — | 6 | ns | |
| | t_{CLDH} | DACK0 to DACK2 | | — | 6 | ns | |
| DEOP delay time (Normal bus) | t_{CLEL} | CLK | | — | 6 | ns | |
| | t_{CLEH} | DEOP0 to DEOP2 | | — | 6 | ns | |
| DACK delay time | t_{CHDL} | CLK | | — | $n / 2 \times t_{cyc}$ | ns | |
| | t_{CHDH} | DACK0 to DACK2 | | — | 6 | ns | |
| DEOP delay time | t_{CHEL} | CLK | | — | $n / 2 \times t_{cyc}$ | ns | |
| | t_{CHEH} | DEOP0 to DEOP2 | — | 6 | ns | | |



MB91130 Series

5. A/D Transition

(All products : $V_{CC5} = A_{VCC} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = A_{VSS} = 0 \text{ V}$)

(Mask model : $V_{CC3} = 2.7 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$)

(Flash model : $V_{CC3} = 3.0 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{CP} \leq 27 \text{ MHz}$))

(Flash model : $V_{CC3} = 3.15 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{CP} \leq 33 \text{ MHz}$))

| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks | |
|--------------------------------------|------------------------------|------------|---|---|-----------------------------|-----------------------------|---------------|---------------|--|
| | | | | Min | Typ | Max | | | |
| Resolution | — | — | — | — | — | 10 | Bit | | |
| Conversion time | — | — | — | 5.0 | — | — | μs | | |
| Total tolerance | — | — | $A_{VCC} = 5.0 \text{ V}$, $A_{VRH} = 5.0 \text{ V}$, $A_{VRL} = 0.0 \text{ V}$ | -4.0 | — | 4.0 | LSB | | |
| Straight-line tolerance | — | — | | -3.5 | — | 3.5 | LSB | | |
| Differential straight-line tolerance | — | — | | -2.0 | — | 2.0 | LSB | | |
| Zero transition voltage | V_{OT} | AN0 to AN7 | $A_{VCC} = 5.0 \text{ V}$, $A_{VRH} = 5.0 \text{ V}$, $A_{VRL} = 0.0 \text{ V}$ | $A_{VRL} - 1.5 \text{ LSB}$ | $A_{VRL} + 0.5 \text{ LSB}$ | $A_{VRL} + 2.5 \text{ LSB}$ | V | | |
| Full-scale transition voltage | V_{FST} | AN0 to AN7 | | $A_{VRH} - 5.5 \text{ LSB}$ | $A_{VRH} - 1.5 \text{ LSB}$ | $A_{VRH} + 0.5 \text{ LSB}$ | V | | |
| Analog input current | I_{AIN} | AN0 to AN7 | — | — | 0.1 | 10 | μA | | |
| Analog input voltage | V_{AIN} | AN0 to AN7 | — | A_{VSS} | — | A_{VRH} | V | | |
| Standard voltage | A_{VRH} | A_{VRH} | — | — | — | A_{VCC} | V | | |
| Power current | When conversion is activated | I_A | A_{VCC} | $A_{VCC} = 5.0 \text{ V}$ | — | 3.0 | 5.0 | mA | |
| | When conversion is stopped | I_{AH} | | | — | — | 5.0 | μA | |
| Standard voltage current supplied | When conversion is activated | I_R | A_{VRH} | $A_{VCC} = 5.0 \text{ V}$, $A_{VRH} = 5.0 \text{ V}$, $A_{VRL} = 0.0 \text{ V}$ | — | 2.0 | 3.0 | mA | |
| | When conversion is stopped | I_{RH} | | | — | — | 10 | μA | |
| Tolerance between channels | — | AN0 to AN7 | — | — | — | 4 | LSB | | |

Notes : • As the $|A_{VRH} - A_{VRL}|$ becomes smaller, the tolerance becomes larger.


- Output impedance of external circuits other than analog input must be used if output impedance of external circuits $<$ approx. $7 \text{ k}\Omega$

If the output impedance of the external circuits is too high, the sampling time for the analog voltage may be insufficient.

(Sampling time = $1.6 \mu\text{s}$ at 33 MHz)

- **Definition of A/D Converter Terms**

- Resolution :
Analog changes that can be identified by A/D converter
- Straight-line tolerance :
Difference between the straight line linking the zero transition point (00 0000 0000 \leftrightarrow 00 0000 0001) to the full-scale transition point (11 1111 1110 \leftrightarrow 11 1111 1111) and actual conversion characteristics.
- Differential straight-line tolerance :
Difference compared to the ideal input voltage value required to change the output code 1 LSB
- Total tolerance :
Indicates the difference between the actual and theoretical values and includes zero transition tolerance, full-scale transition tolerance, and straight-line tolerance.



$$\text{Total tolerance of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}'\}}{1 \text{ LSB}}$$

$$1 \text{ LSB (Ideal value)} = \frac{AVRH - AVRL}{1024} \text{ [V]}$$


$$V_{OT} \text{ (Ideal value)} = AVRL + 0.5 \text{ LSB}' \text{ [V]}$$

$$V_{FST} \text{ (Ideal value)} = AVRH - 1.5 \text{ LSB}' \text{ [V]}$$

V_{NT} : Voltage of digital output transferred from (N + 1) to N

(Continued)

(Continued)



$$\text{Straight-line tolerance of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$\text{Differential straight-line tolerance of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \quad [\text{LSB}]$$

$$1 \text{ LSB (Ideal value)} = \frac{V_{FST} - V_{OT}}{1022} \quad [\text{V}]$$

V_{OT} : Voltage with digital output transferred from (000)_H to (001)_H

V_{FST} : Voltage with digital output transferred from (3FE)_H to (3FF)_H

6. D/A Transition

(All products : $V_{CC5} = A_{VCC} = D_{AVC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = A_{VSS} = 0 \text{ V}$)

(Mask model : $V_{CC3} = 2.7 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$)







(Flash model : $V_{CC3} = 3.0 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($32 \text{ kHz} \leq f_{cp} \leq 27 \text{ MHz}$))

(Flash model : $V_{CC3} = 3.15 \text{ V}$ to 3.6 V , $T_A = -40 \text{ }^\circ\text{C}$ to $+70 \text{ }^\circ\text{C}$ ($27 \text{ MHz} < f_{cp} \leq 33 \text{ MHz}$))

| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks |
|--------------------------------------|--------|----------|------------|-------|-----|------|------|---------|
| | | | | Min | Typ | Max | | |
| Resolution | — | — | — | — | — | 8 | Bit | |
| Differential straight-line tolerance | — | — | — | — | — | ±0.9 | LSB | |
| Conversion time | — | — | — | — | 10 | 20 | μs | * |
| Analog output impedance | — | — | — | — | 28 | — | kΩ | |


*: $CL = 20 \text{ pF}$

EXAMPLE CHARACTERISTICS



(Continued)


MB91130 Series




(Continued)

(Continued)


MB91133 Linearity error



MB91133 Differential linearity error



MB91133 Total error





MB91130 Series

■ ORDERING INFORMATION

| Part number | Package | Remarks |
|----------------|--|---------|
| MB91133PMC-XXX | 144-pin plastic LQFP (FPT-144P-M08) | |
| MB91133PBT-XXX | 144-pin plastic FBGA (BGA-144P-M01) | |
| MB91F133APMC | 144-pin plastic LQFP (FPT-144P-M08) | |
| MB91F133APBT | 144-pin plastic FBGA (BGA-144P-M01) | |
| MB91FV130CR-ES | 299-pin ceramic PGA (PGA-299) | |

■ PACKAGE DIMENSIONS

| | | |
|---|--------------------------------|------------------|
| <p>144-pin plastic FBGA</p>  <p>(BGA-144P-M01)</p> | Ball pitch | 0.80 mm |
| | Ball matrix | 14 × 14 |
| | Package width × package length | 12.00 × 12.00 mm |
| | Sealing method | Plastic mold |
| | Mounting height | 1.45 mm MAX |
| | Ball size | ∅ 0.45 |
| | Weight | 0.310g |




Please confirm the latest Package dimension by following URL.
<http://edevice.fujitsu.com/package/en-search/>


(Continued)

MB91130 Series

(Continued)

| | | |
|---|--------------------------------|-----------------------|
| <p>144-pin plastic LQFP</p>  <p>(FPT-144P-M08)</p> | Lead pitch | 0.50 mm |
| | Package width × package length | 20.0 × 20.0 mm |
| | Lead shape | Gullwing |
| | Sealing method | Plastic mold |
| | Mounting height | 1.70 mm MAX |
| | Weight | 1.20g |
| | Code (Reference) | P-LFQFP144-20×20-0.50 |

144-pin plastic LQFP (FPT-144P-M08)



Top view dimensions:
 Overall width: 22.00 ± 0.20 (.866 ± .008) SQ
 Pin pitch: 0.50 ± 0.020
 Pin width: 0.22 ± 0.05 (.009 ± .002)
 Pin thickness: 0.08 ± 0.003
 Lead No. 1: 0.50 ± 0.020
 Stand off: 0.10 ± 0.10 (.004 ± .004)

Side view dimensions:
 Lead height: 0.145 ± 0.055 (.006 ± .002)
 Lead thickness: 0.08 ± 0.003

Details of "A" part:
 Mounting height: $1.50^{+0.20}_{-0.10}$ (.059 ± .004)
 Lead angle: 0°-8°
 Stand off: 0.10 ± 0.10 (.004 ± .004)
 Lead width: 0.50 ± 0.20 (.020 ± .008)
 Lead thickness: 0.60 ± 0.15 (.024 ± .006)
 Stand off: 0.25 ± 0.010

Note 1) *: Values do not include resin protrusion.
 Resin protrusion is +0.25(.010)Max(each side).
 Note 2) Pins width and pins thickness include plating thickness.
 Note 3) Pins width do not include tie bar cutting remainder.

©2003-2008 FUJITSU MICROELECTRONICS LIMITED F144019S-c-4-7

Dimensions in mm (inches).
 Note: The values in parentheses are reference values.

Please confirm the latest Package dimension by following URL.
<http://edevice.fujitsu.com/package/en-search/>

■ MAIN CHANGES IN THIS EDITION

| Page | Section | Change Results |
|-------------|---|--|
| — | — | Changed the series name; MB91133/MB91F133A → MB91130 series |
| 53 | ■ PERIPHERAL RESOURCES 4. 16-bit Reload Timer | Changed the operating clock name of the peripheral resources. machine clock → peripheral clock |
| 59 | ■ PERIPHERAL RESOURCES 6. Multifunction Timer | |
| 72 | ■ PERIPHERAL RESOURCES 11. 8-/10-bit A/D Converter | |
| 83 | ■ PERIPHERAL RESOURCES 15. DMA Controller | Added the note of About the external DREQ signal. |
| 104 | ■ ELECTRICAL CHARACTERISTICS 5. A/D Transition | Changed the following names. Zero transition tolerance → Zero transition voltage Full-scale transition tolerance → Full-scale transition voltage |
| | | Changed the items of “Zero transition voltage” and “Full-scale transition voltage”. Unit : LSB → V AV _{SS} /AVRH _± value → AVRL/AVRH ± value LSB |
| 105, 106 | | Changed the name of a reference voltage (low voltage side) of “Definition of A/D Converter Terms”. AV _{SS} → AVRL |
| 110 | ■ ORDERING INFORMATION | Changed the order informations. MB91133PMT2-XXX → MB91133PMC-XXX MB91F133APMT2 → MB91F133APMC |

The vertical lines marked in the left side of the page show the changes.

MEMO

MEMO

MB91130 Series

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome,
Shinjuku-ku, Tokyo 163-0722, Japan
Tel: +81-3-5322-3347 Fax: +81-3-5322-3387
<http://jp.fujitsu.com/fml/en/>

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.
1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
<http://www.fma.fujitsu.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel : +65-6281-0770 Fax : +65-6281-0220
<http://www.fmal.fujitsu.com/>

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Pittlerstrasse 47, 63225 Langen, Germany
Tel: +49-6103-690-0 Fax: +49-6103-690-122
<http://emea.fujitsu.com/microelectronics/>

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),
Shanghai 200002, China
Tel : +86-21-6146-3688 Fax : +86-21-6335-1605
<http://cn.fujitsu.com/fmc/>

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
206 Kosmo Tower Building, 1002 Daechi-Dong,
Gangnam-Gu, Seoul 135-280, Republic of Korea
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111
<http://kr.fujitsu.com/fmk/>

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,
Tsimshatsui, Kowloon, Hong Kong
Tel : +852-2377-0226 Fax : +852-2376-3269
<http://cn.fujitsu.com/fmc/en/>

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Business & Media Promotion Dept.