IXYS

HiPerFET™ Power MOSFETs

IXFR40N50Q2

V_{DSS} = 500 V
I_{D25} = 29 A
$R_{DS(on)}$ = 0.17 Ω

$t_{rr} \leq 250$ ns

N-Channel Enhancement Mode
Avalanche Rated, Low Q_g
Low R_g, High dv/dt, Low t_{rr}

Preliminary Data Sheet



ISOPLUS247 (IXFR)
E153432



G = Gate D = Drain
S = Source TAB = Isolated

Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	T_J = 25°C to 150°C	500	V
V_{DGR}	T_J = 25°C to 150°C; R_{GS} = 1 MΩ	500	V
V_{GS}	Continuous	±30	V
V_{GSM}	Transient	±40	V
I_{D25}	T_C = 25°C	29	A
I_{DM}	T_C = 25°C, pulse width limited by T_{JM}	160	A
I_{AR}	T_C = 25°C	40	A
E_{AR}	T_C = 25°C	50	mJ
E_{AS}	T_C = 25°C	2.5	J
dv/dt	$I_S \leq I_{DM}$, di/dt ≤ 100 A/μs, $V_{DD} \leq V_{DSS}$, $T_J \leq 150$°C, R_G = 2 Ω	20	V/ns
P_D	T_C = 25°C	320	W
T_J		-55 ... +150	°C
T_{JM}		150	°C
T_{stg}		-55 ... +150	°C
T_L	1.6 mm (0.063 in) from case for 10 s	300	°C
F_C	Mounting force	22...130/5...30	N/lb.
Weight		5	g

Symbol	Test Conditions	Characteristic Values (T_J = 25°C, unless otherwise specified) min.	typ.	max.	
V_{DSS}	V_{GS} = 0 V, I_D = 250 μA	500			V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, I_D = 4 mA	2.5		5.0	V
I_{GSS}	V_{GS} = ±30 V_{DC}, V_{DS} = 0			±200	nA
I_{DSS}	$V_{DS} = V_{DSS}$, V_{GS} = 0 V, T_J = 25°C			25	μA
	$V_{DS} = V_{DSS}$, V_{GS} = 0 V, T_J = 125°C			1	mA
$R_{DS(on)}$	V_{GS} = 10 V, $I_D = I_T$, Pulse test, t ≤ 300 μs, duty cycle d ≤ 2 %			0.17	Ω

Features

- Double metal process for low gate resistance
- International standard packages
- Epoxy meet UL 94 V-0, flammability classification
- Low $R_{DS(on)}$, low Q_g
- Avalanche energy and current rated
- Fast intrinsic rectifier

Applications

- DC-DC converters
- Switched-mode and resonant-mode power supplies, >500kHz switching
- DC choppers
- Pulse generation
- Laser drivers

Advantages

- Easy to mount
- Space savings
- High power density

Symbol	Test Conditions (T_J = 25°C, unless otherwise specified)	Characteristic Values min.	typ.	max.	
g_{fs}	V_{DS} = 10 V; I_D = I_T, pulse test	15	28		S
C_{iss}	V_{GS} = 0 V, V_{DS} = 25 V, f = 1 MHz		4200		pF
C_{oss}			680		pF
C_{rss}			170		pF
$t_{d(on)}$	V_{GS} = 10 V, V_{DS} = 0.5 • V_{DSS}, I_D = I_T R_G = 2 Ω (External),		17		ns
t_r			13		ns
$t_{d(off)}$			42		ns
t_f			8		ns
$Q_{g(on)}$	V_{GS} = 10 V, V_{DS} = 0.5 • V_{DSS}, I_D = I_T		110		nC
Q_{gs}			25		nC
Q_{gd}			50		nC
R_{thJC}				0.39	K/W
R_{thCK}			0.15		K/W

Source-Drain Diode

Symbol	Test Conditions (T_J = 25°C, unless otherwise specified)	Characteristic Values min.	typ.	max.	
I_S	V_{GS} = 0 V			40	A
I_{SM}	Repetitive; pulse width limited by T_{JM}			160	A
V_{SD}	I_F = I_S, V_{GS} = 0 V, Pulse test, t ≤ 300 µs, duty cycle d ≤ 2 %			1.5	V
t_{rr}	I_F = 25A -di/dt = 100 A/µs, V_R = 100 V			250	ns
Q_{RM}			1		µC
I_{RM}			9		A

Note: Test current I_T = 20A

ISOPLUS247 Outline



SYM	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX
A	.190	.205	4.83	5.21
A1	.090	.100	2.29	2.54
A2	.075	.085	1.91	2.16
b	.045	.055	1.14	1.40
b1	.075	.084	1.91	2.13
b2	.115	.123	2.92	3.12
C	.024	.031	0.61	0.80
D	.819	.840	20.80	21.34
E	.620	.635	15.75	16.13
e	.215 BSC		5.45 BSC	
L	.780	.800	19.81	20.32
L1	.150	.170	3.81	4.32
Q	.220	.244	5.59	6.20
R	.170	.190	4.32	4.83
S	.520	.540	13.21	13.72
T	.620	.640	15.75	16.26
U	.065	.080	1.65	2.03

1 – GATE
2 – DRAIN (COLLECTOR)
3 – SOURCE (EMITTER)
4 – NO CONNECTION

NOTE: This drawing will meet all dimensions requirement of JEDEC outline TO-247AD except screw hole.

Fig. 1. Output Characteristics @ 25°C



Fig. 2. Extended Output Characteristics @ 25°C



Fig. 3. Output Characteristics @ 125°C



Fig. 4. $R_{DS(on)}$ Normalized to 0.5 I_{D25} Value vs. Junction Temperature



Fig. 5. $R_{DS(on)}$ Normalized to 0.5 I_{D25} Value vs. I_D



Fig. 6. Drain Current vs. Case Temperature



Fig. 7. Input Admittance



Fig. 8. Transconductance



Fig. 9. Source Current vs. Source-To-Drain Voltage



Fig. 10. Gate Charge



Fig. 11. Capacitance



Fig. 12. Forward-Bias Safe Operating Area



Fig. 13. Maximum Transient Thermal Resistance